Preferred Device

Amplifier Transistor

PNP Silicon

Features

• Pb-Free Packages are Available*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector-Base Voltage	V _{CBO}	50	Vdc
Emitter-Base Voltage	V _{EBO}	3.0	Vdc
Collector Current – Continuous	I _C	50	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	P _D	625 5.0	mW mW/°C
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	1.5 12	W mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	200	°C/W
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	83.3	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com





MARKING DIAGRAM



A = Assembly Location
Y = Year
WW = Work Week
• Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
2N5087	TO-92	5000 Units/Box
2N5087G	TO-92 (Pb-Free)	5000 Units/Box
2N5087RLRA	TO-92	2000/Tape & Reel
2N5087RLRAG	TO-92 (Pb-Free)	2000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Preferred devices are recommended choices for future use and best overall value.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

2N5087

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS	<u>.</u>			
Collector–Emitter Breakdown Voltage (Note 1) (I _C = 1.0 mAdc, I _B = 0)	V _(BR) CEO	50	_	Vdc
Collector-Base Breakdown Voltage $(I_C = 100 \mu Adc, I_E = 0)$	V _(BR) CBO	50	-	Vdc
Collector Cutoff Current $(V_{CB} = 35 \text{ Vdc}, I_E = 0)$	Ісво	_	50	nAdc
Emitter Cutoff Current $(V_{EB} = 3.0 \text{ Vdc}, I_{C} = 0)$	I _{EBO}	-	50	nAdc
ON CHARACTERISTICS	<u>.</u>			
DC Current Gain $ \begin{array}{l} (I_C=100~\mu Adc,~V_{CE}=5.0~Vdc)\\ (I_C=1.0~mAdc,~V_{CE}=5.0~Vdc)\\ (I_C=10~mAdc,~V_{CE}=5.0~Vdc)~(Note~1) \end{array} $	h _{FE}	250 250 250	800 - -	-
Collector-Emitter Saturation Voltage (I _C = 10 mAdc, I _B = 1.0 mAdc)	V _{CE(sat)}	-	0.3	Vdc
Base-Emitter On Voltage (I _C = 1.0 mAdc, V _{CE} = 5.0 Vdc)	V _{BE(on)}	-	0.85	Vdc
SMALL-SIGNAL CHARACTERISTICS	<u>.</u>			
Current–Gain — Bandwidth Product ($I_C = 500 \mu Adc$, $V_{CE} = 5.0 Vdc$, $f = 20 MHz$)	f _T	40	-	MHz
Collector–Base Capacitance (V _{CB} = 5.0 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	-	4.0	pF
Small–Signal Current Gain ($I_C = 1.0 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h _{fe}	250	900	-
Noise Figure $ \begin{array}{l} \text{(I}_C=20~\mu\text{Adc, V}_{CE}=5.0~\text{Vdc, R}_S=1.0~\text{k}\Omega,f=1.0~\text{kHz)} \\ \text{(I}_C=100~\mu\text{Adc, V}_{CE}=5.0~\text{Vdc, R}_S=3.0~\text{k}\Omega,f=1.0~\text{kHz)} \end{array} $	NF	_ _	2.0 2.0	dB

^{1.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

TYPICAL NOISE CHARACTERISTICS

 $(V_{CE} = -5.0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$




Figure 1. Noise Voltage

Figure 2. Noise Current




Figure 3. Narrow Band, 100 Hz

Figure 4. Narrow Band, 1.0 kHz




Figure 5. Wideband

Noise Figure is Defined as:

$$\text{NF} = 20 \, \text{log}_{10} \bigg[\frac{\text{e}_{\text{n}}^2 + 4 \text{KTR}_{\text{S}} + \text{I}_{\text{n}}^{\ 2} \text{R}_{\text{S}}^2}{4 \text{KTR}_{\text{S}}} \bigg]^{1/2}$$

e_n = Noise Voltage of the Transistor referred to the input. (Figure 3)

I_n = Noise Current of the Transistor referred to the input. (Figure 4)

K = Boltzman's Constant (1.38 x 10^{-23} j/°K)

T = Temperature of the Source Resistance (°K)

R_S = Source Resistance (Ohms)

TYPICAL STATIC CHARACTERISTICS




Figure 6. DC Current Gain




Figure 7. Collector Saturation Region




Figure 8. Collector Characteristics




Figure 9. "On" Voltages





Figure 10. Temperature Coefficients


TYPICAL DYNAMIC CHARACTERISTICS



1000 $V_{CC} = -3.0 \text{ V}$ 700 $I_C/I_B = 10$ 500 $I_{B1} = I_{B2}$ $T_J = 25^{\circ}C$ 300 200 t, TIME (ns) 100 70 50 30 20 10 -1.0 -2.0 -3.0 -5.0 -7.0 -10 -20 -50 -70 -100 IC, COLLECTOR CURRENT (mA)

Figure 11. Turn-On Time

Figure 12. Turn-Off Time







Figure 13. Current-Gain — Bandwidth Product

Figure 14. Capacitance






Figure 15. Input Impedance

Figure 16. Output Admittance




Figure 17. Thermal Response




Figure 18. Active-Region Safe Operating Area




Figure 19. Typical Collector Leakage Current

The safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 18 is based upon $T_{J(pk)} = 150^{\circ}C$; T_{C} or T_{A} is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 17. At high case or ambient temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.

DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 19. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 17 was calculated for various duty cycles.

To find $Z_{\theta JA(t)}$, multiply the value obtained from Figure 17 by the steady state value $R_{\theta JA}$.

Example:

The 2N5087 is dissipating 2.0 watts peak under the following conditions:

$$t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms} (D = 0.2)$$

Using Figure 17 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore


$$\Delta T = r(t) \times P_{(pk)} \times R_{\theta JA} = 0.22 \times 2.0 \times 200 = 88^{\circ}C.$$


For more information, see ON Semiconductor Application Note AN569/D, available from the Literature Distribution Center or on our website at **www.onsemi.com**.

2N5087

PACKAGE DIMENSIONS

TO-92 (TO-226) CASE 29-11 ISSUE AL





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
- LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		INCHES I		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX		
Α	0.175	0.205	4.45	5.20		
В	0.170	0.210	4.32	5.33		
C	0.125	0.165	3.18	4.19		
D	0.016	0.021	0.407	0.533		
G	0.045	0.055	1.15	1.39		
Н	0.095	0.105	2.42	2.66		
J	0.015	0.020	0.39	0.50		
K	0.500		12.70			
L	0.250		6.35			
N	0.080	0.105	2.04	2.66		
P		0.100		2.54		
R	0.115		2.93			
٧	0.135		3.43			

STYLE 1: PIN 1.

EMITTER

COLLECTOR

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, as patent rights of the figures of orders. SCILLC products are not designed, interfaced, or adminized or authorized to the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA **Phone**: 480–829–7710 or 800–344–3860 Toll Free USA/Canada **Fax**: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.