ADM6918/X
18 port $10 / 100 \mathrm{Mbps}$ Ethernet Switch Controller ADM6918/X

## Communications

## Edition 2005-11-08

Published by Infineon Technologies AG,

## St.-Martin-Strasse 53,

81669 München, Germany
© Infineon Technologies AG 2005.

## All Rights Reserved.

## Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

## Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

## Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History: 2005-11-08, Rev 1.01
Previous Version:

| Page/Date | Subjects (major changes since last revision) |
| :--- | :--- |
| $2003-11-25$ | Rev. 1.0: First release of ADM6918/X |
| $2005-09-09$ | Changed to the new Infineon format |
| $2005-09-09$ | Rev. 1.0 changed to Rev. 1.01 |
| $2005-11-03$ | Minor change. Included Green package information |
|  |  |
|  |  |
|  |  |

## Trademarks

 INCA ${ }^{\circledR}, I O M^{\circledR}$, IPAT ${ }^{\circledR}-2$, ISAC $^{\circledR}$, ITAC $^{\circledR}$, IWE ${ }^{\circledR}$, IWORX ${ }^{\circledR}$, MUSAC ${ }^{\circledR}$, MuSLIC ${ }^{\circledR}$, OCTAT ${ }^{\circledR}$, OptiPort ${ }^{\circledR}$, POTSWIRE ${ }^{\circledR}$, QUAT ${ }^{\circledR}$, QuadFALC ${ }^{\circledR}$, SCOUT $^{\circledR}$, SICAT $^{\circledR}$, SICOFI ${ }^{\circledR}$, SIDEC $^{\circledR}$, SLICOFI ${ }^{\circledR}$, SMINT $^{\circledR}$, SOCRATES ${ }^{\circledR}$, VINETIC $^{\circledR}$, 10 Base $^{\circledR}{ }^{\circledR}$, 10BaseVX ${ }^{\circledR}$ are registered trademarks of Infineon Technologies AG. 10BaseS ${ }^{\top}{ }^{\top M}$, EasyPort ${ }^{\top}$, VDSLite ${ }^{T M}$ are trademarks of Infineon Technologies AG. Microsoft ${ }^{\circledR}$ is a registered trademark of Microsoft Corporation, Linux ${ }^{\circledR}$ of Linus Torvalds, Visio ${ }^{\circledR}$ of Visio Corporation, and FrameMaker ${ }^{\circledR}$ of Adobe Systems Incorporated.

## Table of Contents

## Table of Contents

Table of Contents ..... 4
List of Figures ..... 6
List of Tables ..... 7
1 Product Overview ..... 9
1.1 Overview ..... 9
1.2 Features ..... 9
1.3 Package Information ..... 9
1.4 Data Lengths ..... 10
1.5 Block Diagram ..... 10
2 Interface Description ..... 11
2.1 Pin Diagram-ADM6918/X (SS-SMII Interface) ..... 11
2.2 Abbreviations ..... 11
2.3 Pin Description ..... 12
3 Function Description ..... 18
3.1 Introduction ..... 18
3.1.1 Basic Operation ..... 18
3.1.2 Address Learning ..... 18
3.1.3 Address Aging ..... 19
3.1.4 Address Recognition and Packet Forwarding ..... 19
3.1.5 Trunking Port Forwarding ..... 20
3.1.6 Illegal Frames ..... 20
3.1.7 Back off Algorithm ..... 20
3.1.8 Buffers and Queues ..... 21
3.1.9 Half Duplex Flow Control ..... 21
3.1.10 Full Duplex Flow Control ..... 21
3.1.11 Inter-Packet Gap (IPG) ..... 21
3.1.12 Port VLAN or Tag VLAN Support ..... 21
3.1.13 Priority Control ..... 22
3.1.14 Alert LED Display ..... 22
3.1.15 Broadcast Storm Filter ..... 23
3.1.16 Collision LED Display ..... 23
3.1.17 Bandwidth Control ..... 23
3.1.18 Smart Discard ..... 23
3.1.19 Security Support ..... 23
3.1.20 Smart Counter Support ..... 23
3.1.21 Length 1536 Mode ..... 24
3.1.22 PHY Management (MDC/MDIO Interface) ..... 24
3.1.23 Forward Special Packets to the CPU Port (IGMP and Spanning Tree Support) ..... 24
3.1.24 Special TAG ..... 24
3.1.25 Port 24 and Port 25 Interface (Only SS-SMII Package Support) ..... 26
3.1.26 Hardware, EEPROM and SMI Interface for Configuration ..... 27
3.1.26.1 Hardware Setting ..... 27
3.1.26.2 EEPROM Interface ..... 29
3.1.26.3 SMI Interface ..... 29
4 EEPROM Register Format ..... 31
4.1 EEPROM Registers ..... 36

ADM6918/X
4.1.1 EEPROM Register Descriptions ..... 41
5 Switch Register Map ..... 84
5.1 Switch Registers ..... 86
5.1.1 Switch Register Descriptions ..... 87
6 Electrical Specifications ..... 113
6.1 DC Characteristics ..... 113
6.1.1 Absolute Maximum Ratings ..... 113
6.1.2 Recommended Operating Conditions ..... 113
6.1.3 DC Electrical Characteristics for 3.3 V Operation ..... 113
6.2 AC Characteristics ..... 114
6.2.1 $\mathrm{XI} / \mathrm{OSCI}$ (Crystal/Oscillator) Timing ..... 114
6.2.2 Power On Reset ..... 114
6.2.3 EEPROM Interface Timing ..... 115
6.2.4 10Base-TX MII Output Timing ..... 116
6.2.5 10Base-TX MII Input Timing ..... 116
6.2.6 100Base-TX MII Output Timing ..... 117
6.2.7 100 Base-TX MII Input Timing ..... 118
6.2.8 Reduced MII Timing ..... 119
6.2.9 SS_SMII Transmit Timing ..... 120
6.2.10 SS_SMII Receive Timing ..... 121
6.2.11 Serial Management Interface (SDC/SDIO) Timing ..... 122
7 Packaging ..... 123

## List of Figures

Figure 1 ADM6918/X Block Diagram 10
Figure 2 ADM6918/X Pin Diagram (SS-SMII Interface) 11
Figure 3 Packet Format 25
Figure 4 MII Interface Diagram 26
Figure 5 RMII Interface 27
Figure 6 Hardware, EEPROM and SMI Interface Configuration 27
Figure 7 Read 93c66 via the EEPROM Interface (Index = 2, Data = 16'h1111) 29
Figure 8 Write EEPROM Registers in the ADM6918/X (Index = 2, Data = 16'h2222) 29
Figure 9 Read Switch Register via SMI Interface 30
Figure 10 Write Switch Register via SMI Interface 30
Figure 11 The Search Pointer 94
Figure 12 Address Table Mapping to Output Port MAP 96
Figure 13 Crystal/Oscillator Timing 114
Figure 14 Power on Reset Timing 115
Figure 15 EEPROM Interface Timing 115
Figure 16 10Base-TX MII Output Timing 116
Figure 17 10Base-TX MII Input Timing 117
Figure 18 100Base-TX MII Output Timing 118
Figure 19 100Base-TX MII Input Timing 118
Figure 20 Reduced MII Timing (1 of 2) 119
Figure 21 Reduced MII Timing (2 of 2) 119
Figure 22 SS_SMII Transmit Timing 120
Figure 23 SS_SMII Receive Timing 121
Figure 24 Serial Management Interface (SDC/SDIO) Timing 122
Figure 25 ADM6918/X Packaging 123

ADM6918/X

## List of Tables

## Table 1 Abbreviations for Pin Type 12

Table 2 Abbreviations for Buffer Type 12
Table $3 \quad$ I/O Signals 13
Table 4 Address Recognition and Packet Forwarding 19
Table $5 \quad$ Packets Received are Untagged 21
Table 6 Packets Received are Tagged 21
Table 7 Port Rising Threshold 22
Table 8 Port Falling Threshold 23
Table 9 Discard Ratio 23
Table 10 Special TAG Fields 25
Table 11 SS-SMII and RMII Pins 27
Table 12 Port 24 Duplex Configuration 28
Table 13 Port 25 Duplex Configuration 28
Table 14 Pin Type of EECS, EESK, EDI and EDO during Operation 30
Table 15 EEPROM Format 31
Table 16 Registers Address Space 36
Table 17 Registers Overview 36
Table 18 Register Access Types 40
Table 19 Registers Clock DomainsRegisters Clock Domains 41
Table 20 PCR_x Registers 46
Table 21 Resx Registers 47
Table 22 FGOPML_x Registers 51
Table 23 FGOPMH_x Registers 53
Table 24 Px_VID Registers 56
Table 25 Switch Register Map 85
Table 26 Registers Address SpaceRegisters Address Space 86
Table 27 Registers Overview 86
Table 28 Register Access Types 86
Table 29 Registers Clock DomainsRegisters Clock Domains 87
Table 30 Control Register Description 91
Table 31 Field Description in the Control Register 91
Table 32 Status Register Description 92
Table 33 Field Description in the Status Register 93
Table 34 Example 94
Table 35 Control Register Description 95
Table 36 Field Description in the Control Register 95
Table 37 Status Register Description 96
Table 38 Field Description in the Status Register 96
Table 39 Example 97
Table 40 Counter Register: Offset 0100 $\sim_{H} \sim_{0167_{H}} 109$
Table 41 Electrical Absolute Maximum Ratings 113
Table 42 Recommended Operating Conditions 113
Table 43 DC Electrical Characteristics for 3.3 V Operation 113
Table 44 Crystal/Oscillator Timing 114
Table 45 Power on Reset Timing 115
Table 46 EEPROM Interface Timing 115
Table 47 10Base-TX MII Output Timing 116
Table 48 10Base-TX MII Input Timing 117
Table 49 100Base-TX MII Output Timing 118

ADM6918/X

List of Tables

Table 50 100Base-TX MII Input Timing 119
Table 51 Reduced MII Timing 120
Table 52 SS_SMII Transmit Timing 120
Table 53 SS_SMII Receive Timing 121
Table 54 Serial Management Interface (SDC/SDIO) Timing 122

## ADM6918/X

## 1 Product Overview

### 1.1 Overview

The ADM6918/X is a high performance/low cost, eighteen-port 10/100 Mbps Ethernet Switch Controller with all ports supporting 10/100 Mbps full duplex switch function. The ADM6918/X is intended for applications to stand alone the bridge for the low cost ether-switch market. The ADM6918X is the environmentally friendly "green" package version. ADM6918/X can be programmed trunking port active. The trunking port can be connected to server or stacking two switch boxes to enhance the performance.
The ADM6918/X also supports back-pressure in half duplex mode and $802.3 x$ flow control in full duplex mode. When back-pressure is enabled, and there is no receiving buffer available for the incoming packet, the ADM6918/X will force a JAM pattern on the receiving port in half duplex mode and transmit the 802.3 x packet back to receiving end in full duplex mode.

An intelligent address recognition algorithm makes ADM6918/X to recognize up to 4096 different MAC addresses and enables filtering and forwarding at full wire speed.
The ADM6918/X has embedded SRAM for the proprietary buffer management. The SRAM is used to store the incoming/outgoing packets. These buffers provide elastic storage for transferring data between low-speed and high-speed segments and buffers are efficiently allocated to improve the efficiency.

### 1.2 Features

- Supports sixteen 10/100M auto-detect Half/Full duplex switch ports with SS-SMII interface and two 10/100M Half/Full duplex port with RMII/MII interface
- Supports up to 4096 MAC addresses table (4-way hashing)
- $\quad$ Supports two queue for QOS (1:2 or 1:4 or 1:8 or $1: 16$ )
- Supports Port-base, 802.1p and IP TOS priority
- Supports store \& forward architecture and Performs forwarding and filtering at non-blocking full wire speed
- Supports buffer allocation with 256 bytes each
- Supports aging function and $802.3 x$ flow control for full duplex and back-pressure function for half duplex operation in case buffer is full
- Supports packet length up to 1536 bytes
- Supports Congestion Flow Control
- Broadcast storm filter and Alert LED
- Port-base VLAN and adjustable VLAN to support up to 32 VLAN group
- Serial CPU interface for counter and port status output
- CPU can see-through to access PHY
- Flexible port trunking on fault tolerance and load balance
- Per port 32bits smart counter for $\mathrm{Rx} / T x$ byte/packet count, error count and collision count
- Rate-limit control ( $64 \mathrm{~K} / 128 \mathrm{~K} / 256 \mathrm{~K} / 512 \mathrm{~K} / 1 \mathrm{M} / 4 \mathrm{M} / 10 \mathrm{M} / 20 \mathrm{M}$ )
- Per port auto learning enable/disable and if disable, forward non-learned packet to CPU]
- MAC address table accessible (in each entry, reserve one bit for CPU to enable/disable aging out)
- Forward special multicast, BPDU, GMRP, GVRP and IGMP packets to CPU port
- 128 pin QFP package with $3.3 \mathrm{~V} / 1.8 \mathrm{~V}$ power supply


### 1.3 Package Information

ADM6918/X

| Product Name | Product Type | Package | Ordering Number |
| :--- | :--- | :--- | :--- |
| Ethernet Switch Controller | ADM6918/X | P-FQFP-128-1 | Q67801H 70A202 |

1) contact Infineon for the updated ordering information

### 1.4 Data Lengths

- qword: 64-bits
- dword: 32-bits
- word: 16-bits
- byte: 8 bits
- nibble: 4 bits


### 1.5 Block Diagram



Figure 1 ADM6918/X Block Diagram

## 2 Interface Description

### 2.1 Pin Diagram-ADM6918/X (SS-SMII Interface)



Figure 2 ADM6918/X Pin Diagram (SS-SMII Interface)

### 2.2 Abbreviations

Standard abbreviations for I/O tables:

Table 1 Abbreviations for Pin Type

| Abbreviations | Description |
| :--- | :--- |
| O | Standard input-only pin. Digital levels. |
| $\mathrm{I/O}$ | Output. Digital levels. |
| AI | I/O is a bidirectional input/output signal. |
| AO | Input. Analog levels. |
| $\mathrm{Al} / \mathrm{O}$ | Output. Analog levels. |
| PWR | Input or Output. Analog levels. |
| GND | Power |
| MCL | Ground |
| MCH | Must be connected to Low (JEDEC Standard) |
| NU | Must be connected to High (JEDEC Standard) |
| NC | Not Usable (JEDEC Standard) |

Table 2 Abbreviations for Buffer Type

| Abbreviations | Description |
| :--- | :--- |
| Z | High impedance |
| PU1 | Pull up, $10 \mathrm{k} \Omega$ |
| PD1 | Pull down, $10 \mathrm{k} \Omega$ |
| PD2 | Pull down, $20 \mathrm{k} \Omega$ |
| TS | Tristate capability: The corresponding pin has 3 operational states: Low, high and high- <br> impedance. |
| OD | Open Drain. The corresponding pin has 2 operational states, active low and tristate, and <br> allows multiple devices to share as a wire-OR. An external pull-up is required to sustain the <br> inactive state until another agent drives it, and must be provided by the central resource. |
| OC | Open Collector |
| PP | Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high <br> (identical to output with no type attribute). |
| OD/PP | Open-Drain or Push-Pull. The corresponding pin can be configured either as an output with <br> the OD attribute or as an output with the PP attribute. |
| ST | Schmitt-Trigger characteristics |
| TTL | TTL characteristics |

### 2.3 Pin Description

ADM6918/X pins are categorized into one of the following groups:

- SS-SMII Networking Interface, 60 pins
- MII/RMII Interface, 28 pins
- Power/Ground
- Miscellaneous pins, 16 pins

ADM6918/X

Table $3 \quad$ I/O Signals

| Pin or Ball <br> No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |

SS-SMII Networking Interface, 60 pins

| 106 | SRXD0_0 | 1 | TTL | Port 0 to Port 7 SS-SMII Receive Data Bit <br> The receive data should be synchronous to the rising edge of CLK_RX0. |
| :---: | :---: | :---: | :---: | :---: |
| 108 | SRXD0_1 |  |  |  |
| 112 | SRXD0_2 |  |  |  |
| 116 | SRXD0_3 |  |  |  |
| 120 | SRXD0_4 |  |  |  |
| 124 | SRXD0_5 |  |  |  |
| 126 | SRXD0_6 |  |  |  |
| 2 | SRXD0_7 |  |  |  |
| 115 | SYNC_RX0 | I | TTL | Port 0 to Port 7 SS-SMII Synchronous Signal <br> This signal is synchronous to the rising edge of CLK_RX0. Active high indicates the byte boundary. |
| 119 | CLK_RX0 | I | TTL | Reference Receive Clock for Port 0 to Port 7 This signal is 125 MHz input for SS-SMII interface. |
| 104 | STXD0_0 | O | $\begin{aligned} & \mathrm{TTL}, \\ & 8 \mathrm{~mA} \end{aligned}$ | Port 0 to Port 7 SS-SMII Transmit Data Bit <br> The transmit data is synchronous to the rising edge of CLK_TXO. |
| 107 | STXD0_1 |  |  |  |
| 109 | STXD0_2 |  |  |  |
| 114 | STXD0_3 |  |  |  |
| 118 | STXD0_4 |  |  |  |
| 123 | STXD0_5 |  |  |  |
| 125 | STXD0_6 |  |  |  |
| 127 | STXD0_7 |  |  |  |
| 113 | SYNC_TX0 | 0 | $\begin{aligned} & \mathrm{TTL}, \\ & 8 \mathrm{~mA} \end{aligned}$ | Port 0 to Port 7 SS-SMII Synchronous Signal <br> This signal is synchronous to the rising edge of CLK_TX0. Active high indicates the byte boundary. |
| 117 | CLK_TX0 | 0 | $\begin{aligned} & \text { TTL, } \\ & 16 \mathrm{~mA} \end{aligned}$ | Reference Transmit Clock for Port 0 to Port 7 This signal is 125 MHz output for SS-SMII interface. |
| 4 | SRXD1_0 | I | TTL | Port 8 to Port 15 SS-SMII Receive Data Bit <br> The receive data should be synchronous to the rising edge of CLK_RX1. |
| 8 | SRXD1_1 |  |  |  |
| 10 | SRXD1_2 |  |  |  |
| 26 | SRXD1_3 |  |  |  |
| 32 | SRXD1_4 |  |  |  |
| 36 | SRXD1_5 |  |  |  |
| 38 | SRXD1_6 |  |  |  |
| 40 | SRXD1_7 |  |  |  |
| 25 | SYNC_RX1 | I | TTL | Port 8 to Port 15 SS-SMII Synchronous Signal <br> This signal is synchronous to the rising edge of CLK_RX1. Active high indicates the byte boundary. |
| 31 | CLK_RX1 | 1 | TTL | Reference Receive Clock for Port 8 to Port 15 This signal is 125 MHz input for SS-SMII interface. |

## ADM6918/X

Table $3 \quad$ I/O Signals (cont'd)

| Pin or Ball No. | Name | Pin <br> Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 3 | STXD1_0 | O | $\begin{aligned} & \hline \text { TTL, } \\ & 8 \mathrm{~mA} \end{aligned}$ | Port 8 to Port 15 SS-SMII Transmit Data Bit <br> The transmit data is synchronous to the rising edge of CLK_TX1. |
| 6 | STXD1_1 |  |  |  |
| 9 | STXD1_2 |  |  |  |
| 18 | STXD1_3 |  |  |  |
| 30 | STXD1_4 |  |  |  |
| 33 | STXD1_5 |  |  |  |
| 37 | STXD1_6 |  |  |  |
| 39 | STXD1_7 |  |  |  |
| 17 | SYNC_TX1 | 0 | $\begin{aligned} & \mathrm{TTL}, \\ & 8 \mathrm{~mA} \end{aligned}$ | Port 8 to Port 15 SS-SMII Synchronous Signal <br> This signal is synchronous to the rising edge of CLK_TX1. Active high indicates the byte boundary. |
| 27 | CLK_TX1 | 0 | $\begin{aligned} & \text { TTL, } \\ & 16 \mathrm{~mA} \end{aligned}$ | Reference Transmit Clock for Port 8 to Port 15 This signal is 125 MHz output for SS-SMII interface. |
| MII/RMII Interface, 28 pins |  |  |  |  |
| 68 | M0CRS | I | TTL, PD | MII Port0 Carrier Sense <br> This pin is internal pull-down. |
| 69 | M0COL | I | TTL, PD | MII Port0 Collision Input This pin is internal pull-down. |
| 73 | M0TXD_0 | I/O | TTL, $8 \mathrm{~mA}, \mathrm{PD}$ | MII Port 0 Transmit Data Bit[0:3] <br> Synchronous to the rising edge of MOTXCLK. <br> RMII Port 0 Transmit Data Bit[0:1] <br> Synchronous to the rising edge of MORXCLK. <br> RMIIMODE[1]: Value on MOTXD_3 will be latched at the rising edge of RESETL to configure port 25 as RMII mode. RMIIMODE[0]: Value on MOTXD[2] will be latched at the rising edge of RESETL to configure port 24 as RMII mode. |
| 72 | M0TXD_1 |  |  |  |
| 71 | MOTXD_2 |  |  |  |
| 70 | M0TXD_3 |  |  |  |
| 74 | MOTXEN | I/O | TTL, $8 \mathrm{~mA}, \mathrm{PD}$ | MII/RMII Port 0 Transmit Enable <br> AGDIS. Value on this pin will be latched at the rising edge of RESETL to set aging disable. |
| 75 | MOTXCLK | I | TTL, PD | MII Port 0 Transmit Clock Input This pin is 25 MHz input for MII interface. |
| 76 | M0RXCLK | I | TTL, PD | MII/RMII Port 0 Receive Clock Input <br> This pin is 25 MHz input for MII interface and 50 MHz REFCLK input for RMII interface. |
| 77 | M0RXDV | I | TTL, PD | MII Port 0 Receive Data Valid RMII Port 0 Carrier Sense/Receive Data Valid This pin is internal pull-down. |
| 80 | MORXD_0 | I | TTL, PD | MII Port 0 Receive Data Bit[0:3] <br> RMII Port 0 Receive Data Bit[0:1] <br> If in RMII mode, MORXD_3 used for ext_dup_enable and MORXD_2 used for ext_dup_full. Internal pull-down. See Sec3.1.27 for details. |
| 81 | MORXD_1 |  |  |  |
| 82 | MORXD_2 |  |  |  |
| 83 | MORXD_3 |  |  |  |
| 84 | M1CRS | 1 | TTL, PD | MII Port 1 Carrier Sense This pin is internal pull-down. |

ADM6918/X

Interface Description

Table $3 \quad$ I/O Signals (cont'd)

| Pin or Ball No. | Name | Pin <br> Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 85 | M1COL | I | TTL, PD | MII Port 1 Collision Input This pin is internal pull-down. |
| 89 | M1TXD_0 | I/O | $\begin{aligned} & \hline \text { TTL, } \\ & 8 \mathrm{~mA} \end{aligned}$ | MII Port 1Transmit Data Bit[0:3] <br> Synchronous to the rising edge of M1TXCLK. <br> RMII Port 1Transmit Data Bit[0:1] <br> Synchronous to the rising edge of M1RXCLK. <br> BPEN. Value on M1TXD[3] will be latched at the rising edge of RESETL to set Back_pressure enable. Internal pull-up. <br> FCEN. Value on M1TXD[2] will be latched at the rising edge of RESETL to set flow control enable. Internal pull-up. TNKEN. Value on M1TXD[1] will be latched at the rising edge of RESETL to set trunking enable. Internal pull-up. IPGLVING. Value on M1TXD[0] will be latched at the rising edge of RESETL to set shorter IPG. Internal pull-down. |
| 88 | M1TXD_1 |  |  |  |
| 87 | M1TXD_2 |  |  |  |
| 86 | M1TXD_3 |  |  |  |
| 92 | M1TXEN | 0 | $\begin{aligned} & \text { TTL, } \\ & 8 \mathrm{~mA}, \mathrm{PU} \end{aligned}$ | MII Port 1 Transmit Enable <br> ANEN. Value on this pin will be latched at the rising edge of RESETL to set auto_negotiation enable. Internal pull-up. |
| 93 | M1TXCLK | I | TTL, PD | MII Port1 Transmit Clock Input This signal is 25 MHz input for MII interface. |
| 94 | M1RXCLK | I | TTL, PD | MII1 Receive Clock Input <br> This signal is 25 MHz input for MII interface and 50 MHz REFCLK input for RMII interface. |
| 95 | M1RXDV | I | TTL, PD | MII/RMII Port 1 Receive Data Valid This pin is internal pull-down. |
| 96 | M1RXD_0 | I | TTL PD | MII Port 1 Receive Data Bit[0:3] <br> RMII Port 1 Receive Data Bit[0:1] <br> If in RMII mode, M1RXD_3 used for ext_dup_enable and M1RXD_2 used for ext_dup_full. Internal pull-down. See Sec3.1.27 for details. |
| 97 | M1RXD_1 |  |  |  |
| 98 | M1RXD_2 |  |  |  |
| 99 | M1RXD_3 |  |  |  |

Power/Ground

| 12 | GNDRG | Analog <br> GND | - | Ground for Regulator |
| :--- | :--- | :--- | :--- | :--- |
| 11 | VCCRG | Analog <br> PWR | - | $\mathbf{3 . 3}$ V Power Supply for Regulator |
| 16 | GNDPLL | Analog <br> GND | - | Ground for PLL |
| 15 | Analog <br> PWR | - | 1.8 V Power Supply PLL |  |
| $35,50,67$, <br> 91,122 | GNDIK | Digital <br> GND | - | Ground for Core Logic |
| $34,49,66, ~$ <br> 90,121 | VCCIK | Digital <br> PWR | - | 1.8 V Power Supply for Core Logic |
| $1,29,52,79$, | GNDO | Digital <br> GND | - | Ground for I/O PAD |

Table $3 \quad$ I/O Signals (cont'd)

| Pin or Ball <br> No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |
| $28,51,78$, <br> 110,128 | VCC3O | Digital <br> PWR | - | 3.3 V Power Supply for I/O PAD |

Miscellaneous Pins, 16 pins

| 7 | CK25MO | 0 | $\begin{aligned} & \text { TTL, } \\ & 16 \mathrm{~mA} \end{aligned}$ | 25 MHz Clock Output <br> This pin will drive out 25 MHz . |
| :---: | :---: | :---: | :---: | :---: |
| 5 | CK50MO | 0 | TTL, 16 mA | $\mathbf{5 0} \mathbf{M H z}$ Clock Output <br> This pin will drive out 50 MHz . |
|  | COL_LED_10M | 0 | TTL, 16 mA | COL_LED_10M <br> This pin shows collision LED for 10M domain (see EEPROM Register 1ch, Bit[9]). |
| 22 | XI | AI | - | Crystal or OSC 50 MHz Input <br> This is the clock source of PLL. The PLL will generate 125 MHz for SS-SMII and 50 MHz for RMII and 25 MHz for MII. |
| 23 | XO | AO | - | Crystal 50 MHz Output |
| 59 | RESETL | I | TTL, ST | Reset Signal <br> An active low signal with minimum 100 ms duration is required. |
| 103 | ALERT | 0 | $\begin{aligned} & \mathrm{TTL}, \\ & 8 \mathrm{~mA} \end{aligned}$ | Alert LED Display <br> This pin will show the status of power-on-diagnostic and broadcast traffic. |
|  | $\begin{aligned} & \text { COL_LED_100 } \\ & \mathrm{M} \end{aligned}$ | 0 | $\begin{aligned} & \text { TTL, } \\ & 8 \mathrm{~mA} \end{aligned}$ | COL_LED_100M <br> This pin shows collision LED for 100M domain (see EEPROM Register 1ch, Bit[9]). |
| 21 | TEST_2 | I | TTL, PD | Industrial Test Pins |
| 24 | TEST_1 |  |  | These pins are internal pull-down. |
| 19 | MDC | 0 | $\begin{aligned} & \mathrm{TTL}, \\ & 16 \mathrm{~mA} \end{aligned}$ | Management Data Clock <br> This pin output 2.2 MHz clock to drive PHY and access corresponding speed and duplex and link status through MDIO. |
| 20 | MDIO | I/O | $\begin{aligned} & \text { TTL, } \\ & 8 \mathrm{~mA}, \mathrm{PU} \end{aligned}$ | Management Data <br> This pin is in-out to PHY. When RESETL is low, this pin will be tristate. This pin is internal pull-up. |
| 100 | EESK | I/O | $\begin{aligned} & \mathrm{TTL}, \\ & 4 \mathrm{~mA}, \mathrm{PU} \end{aligned}$ | EEPROM Serial Clock <br> This pin is clock source for EEPROM. When RESETL is low, it will be tristate. This pin is internal pull-up. |
| 105 | EECS | I/O | $\begin{aligned} & \mathrm{TTL}, \\ & 4 \mathrm{~mA}, \mathrm{PD} \end{aligned}$ | EEPROM Chip Select <br> This pin is chip enable for EEPROM. When RESETL is low, it will be tristate. This pin is internal pull-down. |
| 101 | EDI | I/O | $\begin{aligned} & \mathrm{TTL}, \\ & 4 \mathrm{~mA}, \mathrm{PU} \end{aligned}$ | EEPROM Serial Data Input <br> This pin is output for serial data transfer. When RESETL is low, it will be tristate. This pin is internal pull-up. |

ADM6918/X

Interface Description

Table $3 \quad$ I/O Signals (cont'd)

| Pin or Ball <br> No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |
| 102 | EDO | I | TTL, PU | EEPROM Serial Data Output <br> This pin is input for serial data transfer. This pin is internal <br> pull-up. |
| 14 | CONTROL | AO | - | FET Control Signal <br> The pin is used to control FET for 3.3 V to 1.8 V regulator. |
| 13 | VREF | AI | - | Regulator Control Input Signal |
| $64,62,60$, | NC |  |  | No Connect |
| $55,56,47$, |  |  |  |  |
| $48,45,43$, <br> 41 |  |  |  | Ground |
| $65,63,61$, | GND |  |  |  |
| $58,57,53$, |  |  |  |  |
| $54,46,44$, |  |  |  |  |
| 42 |  |  |  |  |

## ADM6918/X

## Function Description

## 3 Function Description

### 3.1 Introduction

The ADM6918/X uses a "store \& forward" switching approach for the following reasons:

1. Store \& forward switches allow switching between different speed media (e.g. 10BaseX and 100BaseX). Such switches require the large elastic buffers, especially bridging between a server on a 100Mbit/s network and clients on a $10 \mathrm{Mbit} / \mathrm{s}$ segment.
2. Store \& forward switches improve overall network performance by acting as a "network cache".
3. Store \& forward switches prevent the forwarding of corrupted packets by the frame check sequence (FCS) before forwarding to the destination port.

### 3.1.1 Basic Operation

The ADM6918/X receives incoming packets from one of its ports, uses the source address (SA) and VID to update the address table, and then forwards the packet to the output ports determined by the destination address (DA) and VID.
If the DA and VID are not found in the address table, the ADM6918/X treats the packet as a broadcast packet and forwards the packet to the other ports within the same group.

The ADM6918/X automatically learns the port number of attached network devices by examining the SA and VID of all incoming packets. If the SA and VID are not found in the address table, the device adds it to the table.

### 3.1.2 Address Learning

The ADM6918/X provides two ways to create the entry in the address table: dynamic learning and manual learning. A four-way hash algorithm is implemented to allow 4 different addresses to be stored at the same location. Up to 4 k entries can be created and all entries are stored in the internal SSRAM. Two parameters, SA and VID, are combined to generate the 10-bit hash key to allow that the same addresses with different port number can exist in the table at the same time.

## Dynamic Learning

The ADM6918/X searches for SA and VID of an incoming packet in the address table and acts as follows:
If the SA+VID was not found in the address table (a new address), the ADM6918/X waits until the end of the packet (non-error packet) and updates the address table. If the SA+VID was found in the address table, then aging value of each corresponding entry will be reset to 0 .
Dynamic learning will be disabled in the following condition:

1. Security violation happened.
2. The packet is a PAUSE frame.
3. The first bit of $S A$ is $1_{B}$.
4. The packet is an error packet (too long, too short or FCS error).
5. The CPU port leaning function is disabled or enabled but the CPU port instructs the switch not to learn the packet.
6. The port is in the Disabled or Blocking-not-Listening state in the Spanning Tree Protocol.

## Manual Learning

The ADM6918/X implements the manual learning through the CPU's help. The CPU can create or remove any entry in the address table. Each entry could be static or pointed to the output port map table. "Static" means the entry will not be aged forever. It is useful in the security function (forward unknown packets to the CPU port or discard) or monitor function (forward monitored address to the specific port). Output port map table is also helpful
in the IGMP function (if the number of the output port is more than one) or the users want to redirect the special packets with reserved DA.

### 3.1.3 Address Aging

The ADM6918/X will periodically ( 300 ms ) remove the non-static address in the address table. This could help to prevent a station leaves the network and occupies a table space for a long time. Aging function can be disabled from the hardware pin.

### 3.1.4 Address Recognition and Packet Forwarding

The ADM6918/X forwards the incoming packets between bridge ports according to the DA and VID as follows:

Table 4 Address Recognition and Packet Forwarding

| DA | DA+VID was found in the address table (entry not pointed to the output port map table) | DA+VID was found in the address table (entry pointed to the output port map table) | DA+VID was not found in the address table |
| :---: | :---: | :---: | :---: |
| Unicast Address | No Security Violation |  |  |
|  | Forward packets to the port determined by the address table. The packet may be dropped because of forwarding group boundary violation. | Forward packets to the ports determined by the output port map table constrained by the forwarding group. | Forward packets to the other ports within the same forwarding group. |
|  | Security Violation |  |  |
|  | Drop or forward to CPU | Drop or forward to CPU | Drop or forward to CPU |
| Broadcast Address <br> (All 1'b1) | No Security Violation |  |  |
|  | Forwarding packets to the other ports within the same forwarding group. | Forward packets to the ports determined by the output port map table constrained by the forwarding group. | Forward packets to the other ports within the same forwarding group. |
|  | Security Violation |  |  |
|  | Drop or forward to CPU | Drop or forward to CPU | Drop or forward to CPU |
| Reserved Address (01-80-c2-00-00-xx, with the option to forward normally) | No Security Violation |  |  |
|  | Forwarding packets to the other ports within the same forwarding group. | Forward packets to the ports determined by the output port map table constrained by the forwarding group. | Forward packets to the other ports within the same forwarding group. |
|  | Security Violation |  |  |
|  | Same as the above | Same as the above | Same as the above |
| Reserved Address (01-80-c2-00-00-xx, with the option to forward to CPU) | No Security Violation |  |  |
|  | Forward the packet to the CPU port. | Forward the packet to the CPU port. | Forward the packet to the CPU port. |
|  | Security Violation |  |  |
|  | Same as the above | Same as the above | Same as the above |

Table 4 Address Recognition and Packet Forwarding (cont'd)

| DA | DA+VID was found in the address table (entry not pointed to the output port map table) | DA+VID was found in the address table (entry pointed to the output port map table) | DA+VID was not found in the address table |
| :---: | :---: | :---: | :---: |
| Reserved Address (01-80-c2-00-00-xx, with the option to discard) | No Security Violation |  |  |
|  | Discard the packet. | Discard the packet. | Discard the packet. |
|  | Security Violation |  |  |
|  | Same as the above | Same as the above | Same as the above |
| IGMP Packet (Port Enable IGMP) | No Security Violation |  |  |
|  | Forward the packet to the CPU port. | Forward the packet to the CPU port. | Forward the packet to the CPU port. |
|  | Security Violation |  |  |
|  | Drop or forward to CPU | Drop or forward to CPU | Drop or forward to CPU |
| IGMP Packet (Port Disable IGMP) | No Security Violation |  |  |
|  | Forward packets to the port determined by the address table. The packet may be dropped because of forwarding group boundary violation. | Forward packets to the ports determined by the output port map table constrained by the forwarding group. | Forward packets according the Multicast Option. |
|  | Security Violation |  |  |
|  | Drop or forward to CPU | Drop or forward to CPU | Drop or forward to CPU |
| Others | No Security Violation |  |  |
|  | Forward packets to the port determined by the address table. The packet may be dropped because of forwarding group boundary violation. | Forward packets to the ports determined by the output port map table constrained by the forwarding group. | Forward packets according the Multicast Option. |
|  | Security Violation |  |  |
|  | Drop or forward to CPU | Drop or forward to CPU | Drop or forward to CPU |

### 3.1.5 Trunking Port Forwarding

ADM6918/X supports the trunking forwarding and any port could be assigned to the trunking port. When one or more of the members link fail, the ADM6918/X will automatically change the transmitting path from the failed link port to normal link port. Port based load balancing is implemented to distribute the loading.

### 3.1.6 Illegal Frames

The ADM6918/X will discard all illegal frames such as runt packet (less than 64 bytes), oversize packet (greater than 1518 or 1522 bytes) or bad CRC.

### 3.1.7 Back off Algorithm

The ADM6918/X implements the truncated exponential back off algorithm compliant to the 802.3 standard. ADM6918/X will restart the back off algorithm by choosing 0-9 collision count. After 16 consecutive retransmit trials, the ADM6918/X resets the collision counter.

### 3.1.8 Buffers and Queues

The ADM6918/X incorporates 18 transmit queues and receive buffer area for the 18 Ethernet ports. The receive buffers as well as the transmit queues are located within the ADM6918/X along with the switch fabric. The buffers are divided into 640 blocks of 256 bytes each. The queues of each port are managed according to each port's read/write pointer.
Input buffers and output queues are maintained through proprietary patent pending UNIQUE (Universal Queue management) scheme.

### 3.1.9 Half Duplex Flow Control

Back-pressure is supported for half-duplex operation.
When the ADM6918/X cannot allocate a receiving buffer for an incoming packet (buffer full), the device will transmit a jam pattern on the port, thus forcing a collision.

### 3.1.10 Full Duplex Flow Control

When full duplex port runs out of its receive buffer, a PAUSE command will be issued by ADM6918/X to notice the packet sender to pause transmission. This frame based flow control is totally compliant to IEEE 802.3x. When flow control hardware pin is set to high during power on reset and per port PAUSE is enabled, ADM6918/X will output and accept $802.3 x$ flow control packet.

### 3.1.11 Inter-Packet Gap (IPG)

IPG is the idle time between any two successive packets from the same port. The value is 9.6 us for $10 \mathrm{Mbit} / \mathrm{s}$ ETHERNET and 960ns for 100Mbit/s fast Ethernet.

### 3.1.12 Port VLAN or Tag VLAN Support

Two VLAN settings are supported by the ADM6918/X: the port-based VALN or the tag-based VLAN. For the portbased VLAN the ADM6918/X will use the port number as the index to lookup the forwarding table. For the tagbased VLAN, the ADM6918/X will use the VID to lookup the forwarding table. Each port is assigned a Port VID as the Default VID if tag-based VLAN is used. The ADM6918/X will check TAG, remove TAG, insert TAG, and recalculate CRC if packet is changed.

Table 5 Packets Received are Untagged

| Force no Tag | Bypass | Output Port is <br> Tagged or not | Action |
| :--- | :--- | :--- | :--- |
| Don't Care | No | No | Untag as the original |
|  | Yes | No | Untag as the original |
|  | No | Yes | Add Tag |
|  | Yes | Yes | Untag as the original |

Table 6 Packets Received are Tagged

| Force no Tag | Bypass | Output Port is <br> Tagged or not | Action |
| :--- | :--- | :--- | :--- |
| No | No | No | The Tag is removed. |
| Yes | No | No | Tag as the original. The priority in the TAG header is not <br> checked and VID will not change even if VID is 0 or 1. |

Table 6 Packets Received are Tagged (cont'd)

| Force no Tag | Bypass | Output Port is Tagged or not | Action |
| :---: | :---: | :---: | :---: |
| No | Yes | No | Tag as the original. The priority in the TAG header is checked and if the VID is 0 or 1 , it may change to PVID (see EEPROM register $1 \mathrm{C}_{\mathrm{H}}$, Bit[3]). |
| No | No | Yes | Tag as the original. The priority in the TAG header is checked and if the VID is 0 or 1 , it may change to PVID (see EEPROM register 1ch, Bit[3]). |
| No | Yes | Yes | Tag as the original. The priority in the TAG header is checked and if the VID is 0 or 1 , it may change to PVID (see EEPROM register 1ch, Bit[3]). |
| Yes | Yes | No | Tag as the original. The priority in the TAG header is not checked. The VID will not change. |
| Yes | No | Yes | The Tag will be added and packet will be double tagged output. The VID will not change. |
| Yes | Yes | Yes | Tag as the original. The priority in the TAG header is not checked. The VID will not change. |

### 3.1.13 Priority Control

The ADM6918/X provides two priority queues on each output port. Five ways could be used to assign a priority to a packet.

1. The priority assigned to each receiving port
2. The priority field in the 802.1Q Tag Header
3. The IPv4 TOS field in the IPv4 Header
4. Priority assigned by the CPU
5. Management packet (high priority assigned)

### 3.1.14 Alert LED Display

Two functions are displayed through the Alert LED.

1. Diagnostic Mode after Power on
a) After reset or power up, LED keeps on at least 3 second, and processes internal SSRAM self-test.
b) If test passes, the ADM6918/X turns off LED and goes to the broadcast storm mode.
c) If SSRAM test fails, the ADM6918/X turns off LED, then keeps on.
2. Broadcast Storm Mode after SSRAM Self-test. Packets with $\mathrm{DA}=$ fffffffffff $_{\mathrm{H}}$ will be counted into the storm counter.
Two thresholds (rising and falling) are used to control the broadcast storm.
a) Time Scale: 50 ms is used. The max packet number in 100 BaseT is 7490 . The max packet number in 10BaseT is 749 .
b) Port Rising Threshold, see Table 7.
c) Port Falling Threshold, see Table 8.

Table $7 \quad$ Port Rising Threshold

| Broadcast Storm Threshold | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| :--- | :--- | :--- | :--- | :--- |
| All 100TX | Disable | $10 \%$ | $20 \%$ | $40 \%$ |
| Not All 100TX | Disable | $1 \%$ | $2 \%$ | $4 \%$ |

Table 8 Port Falling Threshold

| Broadcast Storm Threshold | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| :--- | :--- | :--- | :--- | :--- |
| All 100TX | Disable | $5 \%$ | $10 \%$ | $20 \%$ |
| Not All 100TX | Disable | $0.5 \%$ | $1 \%$ | $2 \%$ |

### 3.1.15 Broadcast Storm Filter

If broadcast storming filter is enabled, the broadcast packets ( $\mathrm{DA}=$ ffff-ffff-ffff $_{H}$ ) over the rising threshold within 50 ms will be discarded when the alert LED is turned on.

### 3.1.16 Collision LED Display

Two collision LEDs are supported. (see EEPROM Register $1 \mathrm{C}_{\mathrm{H}}$, Bit[9])

1. 100 M Collision LED. If collision happens in one of the ports configured 100 M , the 100 M Collision LED will flash in rate of 2 Hz .
2. 10 M Collision LED. If collision happens in one of the ports configured 10 M , the 10 M Collision LED will flash in rate of 2 Hz .

### 3.1.17 Bandwidth Control

The ADM6918/X allows the user to limit the bandwidth for each input or output port. $64 \mathrm{k}, 128 \mathrm{~K}, 256 \mathrm{k}, 512 \mathrm{~K}, 1 \mathrm{M}$, $4 \mathrm{M}, 10 \mathrm{M}$ and 20 M are supported.

### 3.1.18 Smart Discard

The ADM6918/X supports a smart mechanism to discard packets early according to their priority to prevent the resource blocked by the low priority. The discard ratio is as follows:

Table 9 Discard Ratio

| Discard Mode Utilization | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| :--- | :--- | :--- | :--- | :--- |
| 00 | $0 \%$ | $0 \%$ | $0 \%$ | $0 \%$ |
| 01 | $0 \%$ | $0 \%$ | $25 \%$ | $50 \%$ |
| 11 | $0 \%$ | $25 \%$ | $50 \%$ | $75 \%$ |

### 3.1.19 Security Support

4 level security schemes are supported by the ADM6918/X. All the security violation address will not be automatically learned.
The violated packet could be forwarded to the CPU port for management or discarded. When CPU is not present, ADM6918/X also provides a simple way to lock the first address to prevent illegal address access.

### 3.1.20 Smart Counter Support

Six counters per port are supported by the ADM6918/X.

1. Receive Packet Count
2. Receive Packet Length Count
3. Transmit Packet Count
4. Transmit Packet Length Count
5. The Error Count
6. The Collision Count

## Function Description

### 3.1.21 Length 1536 Mode

The ADM6918/X provides a function to enable the port to receive packets up to 1536 Byte.

### 3.1.22 PHY Management (MDC/MDIO Interface)

The ADM6918/X uses the MDC/MDIO interface to set the PHY status. After the reset or power up, the MDC/MDIO controller will delay about 130 ms to wait for the PHY to ready. The ADM6918/X supports two ways to configure the PHY setting.

1. PHY master. The switch only reads the PHY status (speed, duplex, link, and pause). This mode is useful when users want to configure PHY through the CPU help. The ADM6918/X supports an indirect way (a PHY Control Register) for CPU to access PHYs.
2. PHY slave. The switch uses the EEPROM setting to control the PHY attached (only speed, duplex, link, and pause are supported). After the port setting changed, the ADM6918/X will use the new setting to program the PHY again and update the status. 8 commands are provided in this mode to allow the customer to customize the PHY setting.

Note: The PHY address attached to port 0 is $00008_{H}$, the PHY address attached to port 1 is $00009_{H}, \ldots$, the $P H Y$ address attached to port 23 is $0001 f_{H}$, the PHY address attached to port 24 is $00006_{H}$ and the PHY address attached to port 25 is $00007_{\mathrm{H}}$.

### 3.1.23 Forward Special Packets to the CPU Port (IGMP and Spanning Tree Support)

ADM6918/X will forward the special packets to the CPU port to provide the management function.

1. DA is $01-80-\mathrm{C} 2-00-00-00$ (BPDU)
2. DA is $01-80-\mathrm{C} 2-00-00-02$ (Slow Protocol)
3. DA is $01-80-\mathrm{C} 2-00-00-03$ ( $802.1 x$ PAE)
4. DA is $01-80-\mathrm{C} 2-00-00-04 \sim 01-80-\mathrm{C} 2-00-00-0 f$
5. DA is $01-80-\mathrm{C} 2-00-00-20$ (GMRP)
6. DA is $01-80-\mathrm{C} 2-00-00-21$ (GVRP)
7. DA is $01-80-\mathrm{C} 2-00-00-22$ (GVRP)
8. DA is $01-00-5 \mathrm{E}-\mathrm{xx}-\mathrm{xx}-\mathrm{xx}$ and protocol field is 2 for IPV4 (IGMP)

### 3.1.24 Special TAG

The ADM6918/X has an ability to insert 4Byte special TAG when packets transmitted to the CPU port or to remove 8Byte additional TAG in the packets when packets are received from the CPU port. The configuration is shown in the CPU Configuration Register. This special function allows the CPU to know the source port which will be used in the IGMP Snooping, Spanning Tree or the Security function. The CPU also could insert additional 8-byte Tag to instruct the switch to handle the packets. The packets format is as follows:

ADM6918/X


Figure 3 Packet Format

Table 10 Special TAG Fields

| Configuration | Description | Default |
| :--- | :--- | :--- |
| Label | The field is used for CPU to decide if the special TAG is valid. If the switch finds <br> the Label doesn't equal to the value assigned by the EEPROM, it must receive <br> as the normal mode. This case exists when user wants the switch to insert 4 byte <br> special tag even for Pause packets. | 8 b '0 |
| Output Port Map <br> Valid | $1_{B} \quad$, The switch is instructed to override the switch operation. It will forward the <br> packets following the Output Port Map field. | 1 'b0 |

Table 10 Special TAG Fields (cont'd)

| Configuration | Description | Default |
| :---: | :---: | :---: |
| Output Port Map[26:0] | Bit[26] = 1, the CPU wants to forward packets to more than 2 ports. <br> $\operatorname{Bit}[26]=0$, the CPU wants to forward packets to only one port. <br> $\operatorname{Bit}[x], x=0 \sim 25$, the CPU wants to forward packets to Port $x$. <br> Example: <br> 1. The CPU wants to forward packet to P1 and P2 then the Output Port Map is as follows: <br> Bit 26, 25~24, 23~16, 15~8, 7~0 <br> Map 1, 00, 0000_0000, 0000_0000, 0000_0110 <br> 2. The CPU wants to forward packets to P5 only. <br> Bit 26, 25~24, 23~16, 15~8, 7~0 <br> Map 0, 00, 0000_0000, 0000_0000, 0010_0000 | 27'h0 |
| TAG[25:0] | This value is the same as the TAG header if the CPU port is configured to a TAG port. | 16'h0 |
| Source Port[4:0] | This field indicates the source port the packet comes from. | 5'h0 |
| Queue Valid | $1_{B} \quad$, The switch is instructed to override the switch operation. It will forward the packets using the Queue Select Field. <br> $0_{B} \quad$, The switch will treat the packets as the normal mode. | 1'b0 |
| Queue Select | $\begin{array}{\|ll} \hline 1_{B} & \text {, Mapped for High Queue } \\ 0_{B} & \text {, Mapped for Low Queue } \end{array}$ | 1'b0 |
| Learn Valid | $1_{B} \quad$, The switch is instructed to override the switch operation. The CPU port will use the Learn Field to decide how to learn the packet. <br> $0_{B} \quad$, The switch will treat the packets as the normal mode. That is, the CPU port will learn or disable learning according the Disable CPU Port Learning Function configured in the CPU Control Register. | 1'b0 |
| Learn Select | $\begin{array}{ll}1_{B} & \text {, Learn the packet } \\ 0_{B} & \text {, Don't learn the packet }\end{array}$ | 1'b0 |

### 3.1.25 Port 24 and Port 25 Interface (Only SS-SMII Package Support)

Three interfaces in port 24 and port 25 are supported by the ADM6918/X: (1) MII Interface (2) RMII Interface.


Figure 4 MII Interface Diagram


Figure 5 RMII Interface

### 3.1.26 Hardware, EEPROM and SMI Interface for Configuration

Three ways are supported to configure the setting in the ADM6918/X: (1) Hardware Setting (2) EERPROM Interface (3) SMI Interface. Users could use EEPROM and SMI interfaces combined with the CPU port to provide proprietary functions. Four pins are needed when using these two interfaces. See the following figure as a description.


Figure 6 Hardware, EEPROM and SMI Interface Configuration

### 3.1.26.1 Hardware Setting

The ADM6918/X provides some hardware pins where values reside on during power on or reset will be strapped for the default setting.

Table 11 SS-SMII and RMII Pins

| SS-SMII Pin Name | RMII Pin <br> Name | Description |
| :---: | :---: | :---: |
| M1TXD0 | M1TXD0 | IPG Average 92 bit time. Internally Pulled Down. $0_{B} \quad$, Disable IPG Average 92 $1_{B} \quad$, Enable IPG Average 92 |
| M1TXD1 | M1TXD1 | Trunk En. Internally Pulled Up. <br> $0_{B} \quad$, Trunking Disable. The ADM6918/X has no trunking function even if EEPROM sets. <br> $1_{B} \quad$, Trunking Enable. Use EEPROM to configure the trunk member. |

Table 11 SS-SMII and RMII Pins (cont'd)

| SS-SMII Pin Name | RMII Pin <br> Name | Description |
| :---: | :---: | :---: |
| M1TXD2 | M1TXD2 | Pause. Internally Pulled Up. <br> $0_{B} \quad$, The switch doesn't allow the Pause function even if EEPROM set. The only way to start the Pause function is through the CPU help. <br> $1_{B} \quad$, The switch allows the Pause function. This function can be disabled by the EEPROM. |
| M1TXD3 | M1TXD3 | Back-Pressure. Internally Pulled Up. <br> $0_{B} \quad$, The switch doesn't allow the Back-Pressure function even if EEPROM set. <br> $1_{B} \quad$, The switch allows the Back-Pressure function. This function can be disabled by the EEPROM. |
| M1TXEN | M1TXEN | Auto-Neg En. Internally Pulled Up.$0_{B} \quad$, The switch doesn't allow Auto-Negotiation function even if EEPROM set.The only way to start the Auto-Negotiation function is through the CPU <br> help.$1_{B} \quad$, The switch allows the Auto-Negotiation function. This function can be <br> disabled by the EEPROM. |
| MOTXEN | MOTXEN | Aging Dis. Internally Pulled Down. <br> $0_{B} \quad$, The switch will age the entry in the address table. <br> $1_{B} \quad$, The switch will not age the entry in the address table. |
| MOTXD0 | Don't Support | Port 24 Interface Configuration MOTXD0, MOTXD2, Interface $0_{B} \quad, 0$, Port 24 is configured to MII in SS-SMII package (internal value). <br> $\mathrm{x}_{\mathrm{B}} \quad, 1$, Port 24 is configured to RMII in SS-SMII package. |
| M0TXD2 | Don't Support |  |
| M0TXD1 | Don't Support | Port 25 Interface Configuration M0TXD1, M0TXD3, Interface configured to MII in SS-SMII package (internal value). $\mathrm{x}_{\mathrm{B}} \quad, 1$, Port 25 is configured to RMII is SS-SMII package |
| M0TXD3 | Don't Support |  |

When port 24 or port 25 is configured to RMII mode in SS-SMII package, we can use the hardware pins to configure duplex status of these two ports.

Table 12 Port 24 Duplex Configuration

| MORXD3 | MORXD2 | Description |
| :--- | :--- | :--- |
| 0 | 0 | Duplex status is determined as port 0~port 23. |
| 0 | 1 | Duplex status is determined as port $0 \sim$ port 23. |
| 1 | 0 | Full Duplex is determined. |
| 1 | 1 | Half Duplex is determined. |

Table 13 Port 25 Duplex Configuration

| M1RXD3 | M1RXD2 | Description |
| :--- | :--- | :--- |
| 0 | 0 | Duplex status is determined as port $0 \sim$ port 23. |
| 0 | 1 | Duplex status is determined as port $0 \sim$ port 23. |
| 1 | 0 | Full Duplex is determined. |
| 1 | 1 | Half Duplex is determined. |

## ADM6918/X

## Function Description

### 3.1.26.2 EEPROM Interface

The EEPROM Interface is provided so the users could easily configure the setting without CPU's help. Because the EEPROM Interface is the same as the 93c66, it also allows the CPU to write the EEPROM register and renew the 93c66 at the same time. After the power up or reset (default value from the hardware pins fetched in this stage), the ADM6918/X will automatically detect the presence of the EEPROM by reading the address 0 in the 96 c 66 . If the value $=16$ 'h4154, it will read all the data in the 93c66. If not, the ADM6918/X will stop loading the 93c66. The user also could pull down the EDO to force the ADM6918/X not to load the 93c66. The 93c66 loading time is around 30 ms . Then CPU should give the high-z value in the EECS, EESK and EDI pins in this period if we really want to use CPU to read or write the registers in the ADM6918/X.
The EEPROM Interface needs only one Write command to complete a writing operation. If updating the 93c66 at the same time is necessary, three commands Write Enable, Write, and Write Disable are needed to complete this job (See 93c66 Spec. for a reference). Users should note that the EERPOM interface only allows the CPU to write the EEPROM register in the ADM6918/X and doesn't support the READ command. If CPU gives the Read Command, ADM6918/X will not respond and 93c66 will respond with the value. Users should also note that one additional EESK cycle is needed between any continuous commands (Read or Write)


Figure 7 Read 93c66 via the EEPROM Interface (Index = 2, Data = 16’h1111)
$\square$
Figure 8 Write EEPROM Registers in the ADM6918/X (Index = 2, Data = 16'h2222)

### 3.1.26.3 SMI Interface

The SMI consists of two pins, management data clock (EESK) and management data input/output (EDI). The ADM6918/X is designed to support an EESK frequency up to 25 MHz . The EDI pin is bi-directional and may be shared with other devices. EECS pin may be needed (pulled to low) if EEPROM interface is also used.
The EDI pin requires a $1.5 \mathrm{k} \Omega$ pull-up which, during idle and turnaround periods, will pull EDI to a logic one state. ADM6918/X requires a single initialization sequence of 32 bits of preamble following power-up/hardware reset. The first 32 bits are preamble consisting of 32 contiguous logic one bits on EDI and 32 corresponding cycles on EESK. Following preamble is the start-of-frame field indicated by a <01> pattern. The next field signals the operation code (OP): <10> indicates read from management register operation, and <01> indicates write to
management register operation. The next field is management register address. It is 10 bits wide and the most significant bit is transferred first.
During Read operation, a 2-bit turn around (TA) time spacing between the register address field and data field is provided for the EDI to avoid contention. Following the turnaround time, a 32-bit data stream is read from or written into the management registers of the ADM6918/X.

## (A) Preamble Suppression

The SMI of ADM6918/X supports a preamble suppression mode. The ADM6918/X requires a single initialization sequence of 32 bits of preamble following power-up/hardware reset. This requirement is generally met by pullingup the resistor of EDI While the ADM6918/X will respond to management accesses without preamble, a minimum of one idle bit between management transactions is required.
When ADM6918/X detects that there is address match, then it will enable Read/Write capability for external access. When address is mismatched, then ADM6918/X will tristate the EDI pin.
(B) Read Switch Register via SMI Interface (Offset Hex = 10'h2, Data = 32'h2600_0000)


Figure 9 Read Switch Register via SMI Interface
(C) Write Switch Register via SMI Interface (Offset Hex = 10'h180, Data = 32'h1300_0000)


Figure 10 Write Switch Register via SMI Interface
(D) The Pin Type of EECS, EESK, EDI and EDO during the Operation

Table 14 Pin Type of EECS, EESK, EDI and EDO during Operation

| Pin Name | Reset Operation | Load EEPROM | Write Operation | Read Operation |
| :--- | :--- | :--- | :--- | :--- |
| EECS | Input | Output | Input | Input |
| EESK | Input | Output | Input | Input |
| EDI | Input | Output | Input | Input / Output |
| EDO | Input | Input | Input | Input |

ADM6918/X

## 4 EEPROM Register Format

The EEPROM can be auto-detected by ADM6918/X through the signature register. The ADM6918/X supports C66 EEPROM. After the EEPROM is loaded, the output pins of ADM6918/X are tristate and released to CPU. The release time is about 30 ms after end of RESET. Whenever CPU modifies the setting of C66, the new value will be written to ADM6918/X at the same time. If CPU changes the port setting (Duplex/Speed/AEN), the ADM6918/X will restart the auto-negotiation automatically.

Table 15 EEPROM Format

| Offset Hex |  | Index | Bit 15-8 | Bit 7-0 | Type | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0200 ${ }_{\text {H }}$ | Low | $\mathrm{O}_{\mathrm{H}}$ | Signature |  | ro | $4154_{\mathrm{H}}$ |
| $0201_{\text {H }}$ | High | $1_{\mathrm{H}}$ | Global Configuration |  | rw | $3800_{\text {H }}$ |
| $\begin{aligned} & 0202_{\mathrm{H}} \\ & 0203_{\mathrm{H}} \end{aligned}$ | Low | 2 H | Port 0 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $3_{\mathrm{H}}$ | Port 1 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0204_{\mathrm{H}} \\ & 0205_{\mathrm{H}} \end{aligned}$ | Low | $4_{\text {H }}$ | Port 2 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | 5 H | Port 3 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0206_{\mathrm{H}} \\ & 0207_{\mathrm{H}} \end{aligned}$ | Low | 6 H | Port 4 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $7_{\mathrm{H}}$ | Port 5 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0208_{\mathrm{H}} \\ & 0209_{\mathrm{H}} \end{aligned}$ | Low | $8_{\text {H }}$ | Port 6 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $9_{\mathrm{H}}$ | Port 7 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 020 A_{H} \\ & 020 B_{H} \end{aligned}$ | Low | $\mathrm{A}_{\mathrm{H}}$ | Port 8 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $\mathrm{B}_{\mathrm{H}}$ | Port 9 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 020 C_{H} \\ & 020 D_{\mathrm{H}} \end{aligned}$ | Low | $\mathrm{C}_{\mathrm{H}}$ | Port10 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $\mathrm{D}_{\mathrm{H}}$ | Port 11 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & \hline \text { 020E } \\ & \text { 020f } \end{aligned}$ | Low | $\mathrm{E}_{\mathrm{H}}$ | Port 12 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $\mathrm{F}_{\mathrm{H}}$ | Port 13 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0210_{\mathrm{H}} \\ & 0211_{\mathrm{H}} \end{aligned}$ | Low | $10_{\text {H }}$ | Port 14 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $11_{\text {H }}$ | Port 15 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0212_{\mathrm{H}} \\ & 0213_{\mathrm{H}} \end{aligned}$ | Low | $12_{\text {H }}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $13_{\mathrm{H}}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0214_{\mathrm{H}} \\ & 0215_{\mathrm{H}} \end{aligned}$ | Low | $14_{\text {H }}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $15_{\text {H }}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0216_{\mathrm{H}} \\ & 0217_{\mathrm{H}} \end{aligned}$ | Low | $16_{H}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $17_{\text {H }}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0218_{\mathrm{H}} \\ & 0219_{\mathrm{H}} \end{aligned}$ | Low | $18_{\text {H }}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $19_{\mathrm{H}}$ | Reserved |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 021 \mathrm{~A}_{\mathrm{H}} \\ & 021 \mathrm{~B}_{\mathrm{H}} \end{aligned}$ | Low | $1 \mathrm{~A}_{\mathrm{H}}$ | Port 16 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
|  | High | $1 \mathrm{~B}_{\mathrm{H}}$ | Port 17 Configuration |  | rw | $80 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 021 C_{H} \\ & 021 D_{\mathrm{H}} \end{aligned}$ | Low | $1 \mathrm{C}_{\mathrm{H}}$ | Miscellaneous Configuration |  | rw | $820_{\mathrm{H}}$ |
|  | High | $1 \mathrm{D}_{\mathrm{H}}$ | TOS Priority Map | VLAN Priority Map | rw | $0_{\mathrm{H}}$ |
| 021E ${ }_{\text {H }}$ | Low | $1 \mathrm{E}_{\mathrm{H}}$ | Forwarding Group 0 Outbound Port Map Low |  | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $021 \mathrm{~F}_{\mathrm{H}}$ | High | $1 \mathrm{~F}_{\mathrm{H}}$ | Forwarding Group 0 Outbound Port Map High |  | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0220_{\mathrm{H}} \\ & 0221_{\mathrm{H}} \end{aligned}$ | Low | $20_{\text {H }}$ | Forwarding Group 1 Outbound Port Map Low |  | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
|  | High | $21_{\text {H }}$ | Forwarding Group 1 Outbound Port Map High |  | rw | 3FF |

ADM6918/X

EEPROM Register Format

Table 15 EEPROM Format (cont'd)

| Offset Hex |  | Index | Bit 15-8 Bit 7-0 | Type | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0222_{\mathrm{H}} \\ & 0223_{\mathrm{H}} \end{aligned}$ | Low | $22_{\text {H }}$ | Forwarding Group 2 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
|  | High | $23_{\text {H }}$ | Forwarding Group 2 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0224_{\mathrm{H}} \\ & 0225_{\mathrm{H}} \end{aligned}$ | Low | $24_{\text {H }}$ | Forwarding Group 3 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
|  | High | $25_{\text {H }}$ | Forwarding Group 3 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0226_{\mathrm{H}} \\ & 0227_{\mathrm{H}} \end{aligned}$ | Low | $26_{\text {H }}$ | Forwarding Group 4 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
|  | High | $27_{\mathrm{H}}$ | Forwarding Group 4 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $\begin{aligned} & 0228_{\mathrm{H}} \\ & 0229_{\mathrm{H}} \end{aligned}$ | Low | $28_{\text {H }}$ | Forwarding Group 5 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
|  | High | $29_{\mathrm{H}}$ | Forwarding Group 5 Outbound Port Map High | rw | $3 \mathrm{FF} \mathrm{H}_{\mathrm{H}}$ |
| $022 \mathrm{~A}_{\mathrm{H}}$ | Low | $2 \mathrm{~A}_{\mathrm{H}}$ | Forwarding Group 6 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $022 \mathrm{~B}_{\mathrm{H}}$ | High | $2 \mathrm{~B}_{\mathrm{H}}$ | Forwarding Group 6 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 022C ${ }_{\text {H }}$ | Low | $2 \mathrm{C}_{\mathrm{H}}$ | Forwarding Group 7 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $022 \mathrm{D}_{\mathrm{H}}$ | High | $2 \mathrm{D}_{\mathrm{H}}$ | Forwarding Group 7 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 022E ${ }_{\text {H }}$ | Low | $2 \mathrm{E}_{\mathrm{H}}$ | Forwarding Group 8 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $022 \mathrm{~F}_{\mathrm{H}}$ | High | $2 \mathrm{~F}_{\mathrm{H}}$ | Forwarding Group 8 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0230 ${ }_{\text {H }}$ | Low | $30_{\text {H }}$ | Forwarding Group 9 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0^{0231}{ }_{\text {H }}$ | High | $31_{\text {H }}$ | Forwarding Group 9 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0232 ${ }_{\text {H }}$ | Low | $32_{\text {H }}$ | Forwarding Group 10 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0233_{\mathrm{H}}$ | High | $33_{\mathrm{H}}$ | Forwarding Group 10 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0234}{ }_{\text {H }}$ | Low | $34_{\text {H }}$ | Forwarding Group 11 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0^{0235}{ }_{\text {H }}$ | High | $35_{\text {H }}$ | Forwarding Group 11 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0236}{ }_{\text {H }}$ | Low | $36_{\text {H }}$ | Forwarding Group 12 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0^{0237}{ }_{\text {H }}$ | High | $37_{\text {H }}$ | Forwarding Group 12 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0238}{ }_{\text {H }}$ | Low | $38_{\text {H }}$ | Forwarding Group 13 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0^{0239}{ }_{\text {H }}$ | High | $39_{\text {H }}$ | Forwarding Group 13 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $023 \mathrm{~A}_{\mathrm{H}}$ | Low | $3 \mathrm{~A}_{\mathrm{H}}$ | Forwarding Group 14 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $023 \mathrm{~B}_{\mathrm{H}}$ | High | $3 \mathrm{~B}_{\mathrm{H}}$ | Forwarding Group 14 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $023 \mathrm{C}_{\mathrm{H}}$ | Low | $3 \mathrm{C}_{\mathrm{H}}$ | Forwarding Group 15 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $023 \mathrm{D}_{\mathrm{H}}$ | High | $3 \mathrm{D}_{\mathrm{H}}$ | Forwarding Group 15 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 023E ${ }_{\text {H }}$ | Low | $3 \mathrm{E}_{\mathrm{H}}$ | Forwarding Group 16 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $023 \mathrm{~F}_{\mathrm{H}}$ | High | $3 \mathrm{~F}_{\mathrm{H}}$ | Forwarding Group 16 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0240}{ }_{H}$ | Low | $40_{\text {H }}$ | Forwarding Group 17 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| 0241 ${ }_{\text {H }}$ | High | $41_{\mathrm{H}}$ | Forwarding Group 17 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0242 ${ }_{\text {H }}$ | Low | $42_{\text {H }}$ | Forwarding Group 18 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0243_{\text {H }}$ | High | $43_{\mathrm{H}}$ | Forwarding Group 18 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0244}{ }_{\text {H }}$ | Low | $44_{\text {H }}$ | Forwarding Group 19 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0^{0245}{ }_{\text {H }}$ | High | $45_{\text {H }}$ | Forwarding Group 19 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0246}{ }_{\text {H }}$ | Low | $46{ }_{\text {H }}$ | Forwarding Group 20 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0^{0247}{ }_{\text {H }}$ | High | $47_{\mathrm{H}}$ | Forwarding Group 20 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0248 ${ }_{\text {H }}$ | Low | $48_{\text {H }}$ | Forwarding Group 21 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| 0249 ${ }_{\text {H }}$ | High | $49_{\text {H }}$ | Forwarding Group 21 Outbound Port Map High | rw | 3 FF H |

ADM6918/X

EEPROM Register Format

Table 15 EEPROM Format (cont'd)

| Offset Hex |  | Index | Bit 15-8 Bit 7-0 | Type | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 024 \mathrm{~A}_{\mathrm{H}} \\ & 024 \mathrm{~B}_{\mathrm{H}} \end{aligned}$ | Low | $4 \mathrm{~A}_{\mathrm{H}}$ | Forwarding Group 22 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
|  | High | $4 \mathrm{~B}_{\mathrm{H}}$ | Forwarding Group 22 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 024C ${ }_{\text {H }}$ | Low | $4 \mathrm{C}_{\mathrm{H}}$ | Forwarding Group 23 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $024 \mathrm{D}_{\mathrm{H}}$ | High | $4 \mathrm{D}_{\mathrm{H}}$ | Forwarding Group 23 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 024E $\mathrm{E}_{\mathrm{H}}$ | Low | $4 \mathrm{E}_{\mathrm{H}}$ | Forwarding Group 24 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $024 \mathrm{~F}_{\mathrm{H}}$ | High | $4 \mathrm{~F}_{\mathrm{H}}$ | Forwarding Group 24 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0250 ${ }_{\text {H }}$ | Low | $50_{\text {H }}$ | Forwarding Group 25 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| 0251 ${ }_{\text {H }}$ | High | $51_{\text {H }}$ | Forwarding Group 25 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0252 ${ }_{\text {H }}$ | Low | $52_{\text {H }}$ | Forwarding Group 26 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0253_{\mathrm{H}}$ | High | $53_{\mathrm{H}}$ | Forwarding Group 26 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{0254}{ }_{H}$ | Low | $54_{\text {H }}$ | Forwarding Group 27 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| 0255 ${ }_{\text {H }}$ | High | $55_{\text {H }}$ | Forwarding Group 27 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0256 ${ }_{\text {H }}$ | Low | $56_{\text {H }}$ | Forwarding Group 28 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $0257_{\mathrm{H}}$ | High | $57_{\mathrm{H}}$ | Forwarding Group 28 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| 0258 ${ }_{\text {H }}$ | Low | $58_{\text {H }}$ | Forwarding Group 29 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| 0259 ${ }_{\text {H }}$ | High | $59_{\text {H }}$ | Forwarding Group 29 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $025 \mathrm{~A}_{\mathrm{H}}$ | Low | $5 \mathrm{~A}_{\mathrm{H}}$ | Forwarding Group 30 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $025 \mathrm{~B}_{\mathrm{H}}$ | High | $5 \mathrm{~B}_{\mathrm{H}}$ | Forwarding Group 30 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $0^{025} \mathrm{C}_{\mathrm{H}}$ | Low | $5 \mathrm{C}_{\mathrm{H}}$ | Forwarding Group 31 Outbound Port Map Low | rw | $\mathrm{FFFF}_{\mathrm{H}}$ |
| $025 \mathrm{D}_{\mathrm{H}}$ | High | $5 \mathrm{D}_{\mathrm{H}}$ | Forwarding Group 31 Outbound Port Map High | rw | $3 \mathrm{FF}_{\mathrm{H}}$ |
| $025 \mathrm{E}_{\mathrm{H}}$ | Low | $5 \mathrm{E}_{\mathrm{H}}$ | PVID shift $\quad$ P0 VID | rw | $1_{\text {H }}$ |
| $025 \mathrm{~F}_{\mathrm{H}}$ | High | $5 \mathrm{~F}_{\mathrm{H}}$ | P1 VID | rw | $1_{\mathrm{H}}$ |
| 0260 ${ }_{\text {H }}$ | Low | $60_{\mathrm{H}}$ | P2 VID | rw | $1_{\text {H }}$ |
| $0^{0261}{ }_{\text {H }}$ | High | $61{ }_{\mathrm{H}}$ | P3 VID | rw | $1_{\mathrm{H}}$ |
| $0^{0262}{ }_{\text {H }}$ | Low | $62_{\text {H }}$ | P4 VID | rw | $1_{\text {H }}$ |
| $0263_{\mathrm{H}}$ | High | $63_{\mathrm{H}}$ | P5 VID | rw | $1_{\text {H }}$ |
| $0^{0264}{ }_{H}$ | Low | $64_{\text {H }}$ | P6 VID | rw | $1_{\mathrm{H}}$ |
| $0265_{\text {H }}$ | High | $65_{\text {H }}$ | P7 VID | rw | $1_{\mathrm{H}}$ |
| $0^{0266}{ }_{\text {H }}$ | Low | $66_{\text {H }}$ | P8 VID | rw | $1_{\mathrm{H}}$ |
| $0267_{\mathrm{H}}$ | High | $67_{\text {H }}$ | P9 VID | rw | $1_{\mathrm{H}}$ |
| $0268{ }_{H}$ | Low | $68_{\text {H }}$ | P10 VID | rw | $1_{\mathrm{H}}$ |
| $0^{0269}{ }_{\text {H }}$ | High | $69_{\text {H }}$ | P11 VID | rw | $1_{\text {H }}$ |
| 026A ${ }_{\text {H }}$ | Low | $6 \mathrm{~A}_{\mathrm{H}}$ | P12 VID | rw | $1_{\mathrm{H}}$ |
| $026 \mathrm{~B}_{\mathrm{H}}$ | High | $6 \mathrm{~B}_{\mathrm{H}}$ | P13 VID | rw | $1_{\mathrm{H}}$ |
| $0^{026} \mathrm{C}_{\mathrm{H}}$ | Low | $6 \mathrm{C}_{\mathrm{H}}$ | P14 VID | rw | $1_{\mathrm{H}}$ |
| $026 \mathrm{D}_{\mathrm{H}}$ | High | $6 \mathrm{D}_{\mathrm{H}}$ | P15 VID | rw | $1_{\mathrm{H}}$ |
| $026 \mathrm{E}_{\mathrm{H}}$ | Low | $6 \mathrm{E}_{\mathrm{H}}$ | Reserved | rw | $1_{\mathrm{H}}$ |
| $026 \mathrm{~F}_{\mathrm{H}}$ | High | $6 \mathrm{~F}_{\mathrm{H}}$ | Reserved | rw | $1_{\mathrm{H}}$ |
| $0^{0270}{ }_{H}$ | Low | $70_{\mathrm{H}}$ | Reserved | rw | $1_{\mathrm{H}}$ |
| $0271{ }_{\mathrm{H}}$ | High | $71_{\mathrm{H}}$ | Reserved | rw | $1_{\mathrm{H}}$ |

ADM6918/X

Table 15 EEPROM Format (cont'd)

| Offset Hex |  | Index | Bit 15-8 $\quad$ Bit 7-0 | Type | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0272_{\mathrm{H}} \\ & 0273_{\mathrm{H}} \end{aligned}$ | Low | 72 ${ }_{\text {H }}$ | Reserved | rw | $1_{\text {H }}$ |
|  | High | $73_{\text {H }}$ | Reserved | rw | $1_{\mathrm{H}}$ |
| $\begin{aligned} & 0274_{\mathrm{H}} \\ & 0275_{\mathrm{H}} \end{aligned}$ | Low | $74_{\text {H }}$ | Reserved | rw | $1_{\mathrm{H}}$ |
|  | High | $75_{\text {H }}$ | Reserved | rw | $1_{\text {H }}$ |
| $\begin{aligned} & 0276_{\mathrm{H}} \\ & 0277_{\mathrm{H}} \end{aligned}$ | Low | $76_{\text {H }}$ | P16 VID | rw | $1_{\text {H }}$ |
|  | High | $77_{\text {H }}$ | P17 VID | rw | $1_{\mathrm{H}}$ |
| $\begin{aligned} & 0278_{\mathrm{H}} \\ & 0279_{\mathrm{H}} \end{aligned}$ | Low | $78{ }_{\text {H }}$ | P0, P1, P2, P3 Bandwidth Control Register | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $79_{\text {H }}$ | P4, P5, P6, P7 Bandwidth Control Register | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 027 \mathrm{~A}_{\mathrm{H}} \\ & 027 \mathrm{~B}_{\mathrm{H}} \end{aligned}$ | Low | $7 \mathrm{~A}_{\mathrm{H}}$ | P8, P9, P10, P11 Bandwidth Control Register | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $7 \mathrm{~B}_{\mathrm{H}}$ | P12, P13, P14, P15 Bandwidth Control Register | rw | $0_{\mathrm{H}}$ |
| $\begin{aligned} & 027 C_{H} \\ & 027 D_{H} \end{aligned}$ | Low | $7 \mathrm{C}_{\mathrm{H}}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $7 \mathrm{D}_{\mathrm{H}}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 027 \mathrm{E}_{\mathrm{H}} \\ & 027 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | Low | $7 \mathrm{E}_{\mathrm{H}}$ | P24, P25 Bandwidth Control Register | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $7 \mathrm{~F}_{\mathrm{H}}$ | Bandwidth Control Enable Register Low | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0280_{\mathrm{H}} \\ & 0281_{\mathrm{H}} \end{aligned}$ | Low | $80_{\text {H }}$ | Bandwidth Control Enable Register High | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $81_{\text {H }}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0282_{\mathrm{H}} \\ & 0283_{\mathrm{H}} \end{aligned}$ | Low | $82_{\text {H }}$ | Reserved | rw | $0_{\mathrm{H}}$ |
|  | High | $83_{\mathrm{H}}$ | Reserved | rw | $100_{\mathrm{H}}$ |
| $\begin{aligned} & 0284_{\mathrm{H}} \\ & 0285_{\mathrm{H}} \end{aligned}$ | Low | $84_{\mathrm{H}}$ | Reserved | rw | $0_{\mathrm{H}}$ |
|  | High | $85_{\text {H }}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0286_{\mathrm{H}} \\ & 0287_{\mathrm{H}} \end{aligned}$ | Low | $86_{\text {H }}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $87_{\text {H }}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0288_{\mathrm{H}} \\ & 0289_{\mathrm{H}} \end{aligned}$ | Low | $88_{\text {H }}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | High | $89_{\text {H }}$ | Reserved | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 028 \mathrm{~A}_{\mathrm{H}} \\ & 028 \mathrm{~B}_{\mathrm{H}} \end{aligned}$ | Low | $8 \mathrm{~A}_{\mathrm{H}}$ | Reserved | rw | $\mathrm{FFOO}_{\mathrm{H}}$ |
|  | HIGH | $8 \mathrm{~B}_{\mathrm{H}}$ | Customized PHY Control Group 0 | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 028 \mathrm{C}_{\mathrm{H}} \\ & 028 \mathrm{D}_{\mathrm{H}} \end{aligned}$ | Low | $8 \mathrm{C}_{\mathrm{H}}$ | Customized PHY Control Group 1 | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | HIGH | $8 \mathrm{D}_{\mathrm{H}}$ | Customized PHY Control Group 2 | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 028 \mathrm{E}_{\mathrm{H}} \\ & 028 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | Low | $8 \mathrm{E}_{\mathrm{H}}$ | Customized PHY Control Group 3 | rw | $0_{\mathrm{H}}$ |
|  | HIGH | $8 \mathrm{~F}_{\mathrm{H}}$ | Group 0 PHY Customized DATA 0 | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0290_{\mathrm{H}} \\ & 0291_{\mathrm{H}} \end{aligned}$ | Low | $90_{\text {H }}$ | Group 0 PHY Customized DATA 1 | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | HIGH | $91_{\text {H }}$ | Group 1 PHY Customized DATA 0 | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0292_{\mathrm{H}} \\ & 0293_{\mathrm{H}} \end{aligned}$ | Low | $92_{\text {H }}$ | Group 1 PHY Customized DATA 1 | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | HIGH | $93_{\mathrm{H}}$ | Group 2 PHY Customized DATA 0 | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0294_{\mathrm{H}} \\ & 0295_{\mathrm{H}} \end{aligned}$ | Low | $94_{\text {H }}$ | Group 2 PHY Customized DATA 1 | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | HIGH | $95_{\text {H }}$ | Group 3 PHY Customized DATA 0 | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $\begin{aligned} & 0296_{\mathrm{H}} \\ & 0297_{\mathrm{H}} \end{aligned}$ | Low | $96{ }_{\text {H }}$ | Group 3 PHY Customized DATA 1 | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | HIGH | $97_{\mathrm{H}}$ | PHY Customized Enable Register | rw | $0_{\mathrm{H}}$ |
| $\begin{aligned} & 0298_{\mathrm{H}} \\ & 0299_{\mathrm{H}} \end{aligned}$ | Low | $98_{\text {H }}$ | PPPOE Control Register 0 | rw | $\mathrm{O}_{\mathrm{H}}$ |
|  | HIGH | $99_{\text {H }}$ | PPPOE Control Register 1 | rw | $\mathrm{O}_{\mathrm{H}}$ |

ADM6918/X

Table 15 EEPROM Format (cont'd)

| Offset Hex |  | Index | Bit 15-8 | Bit 7-0 | Type | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0^{029} A_{H}$ | Low | $9 A_{H}$ | PHY Control Register 0 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $0^{029} \mathrm{~B}_{\mathrm{H}}$ | HIGH | $9 \mathrm{~B}_{\mathrm{H}}$ | PHY Control Register 1 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $0^{029} \mathrm{C}_{\mathrm{H}}$ | Low | $9 \mathrm{C}_{\mathrm{H}}$ | Disable MDIO Active Register 0 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $029 \mathrm{D}_{\mathrm{H}}$ | HIGH | $9 \mathrm{D}_{\mathrm{H}}$ | Disable MDIO Active Register 1 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $0^{029} \mathrm{E}_{\mathrm{H}}$ | Low | $9 \mathrm{E}_{\mathrm{H}}$ | Disable Port Register 0 |  | rw | $0_{\mathrm{H}}$ |
| $029 \mathrm{~F}_{\mathrm{H}}$ | HIGH | $9 \mathrm{~F}_{\mathrm{H}}$ | Disable Port Register 1 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| 02 AO H | Low | $\mathrm{AO}_{\mathrm{H}}$ | IGMP Enable Register 0 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $02 \mathrm{~A} 1_{\mathrm{H}}$ | HIGH | $\mathrm{A1}_{\mathrm{H}}$ | IGMP Enable Register 1 |  | rw | $0_{\mathrm{H}}$ |
| $0^{02} \mathrm{~A}^{\mathrm{H}}$ | Low | $\mathrm{A} 2_{\mathrm{H}}$ | CPU Control Register |  | rw | $001 \mathrm{~F}_{\mathrm{H}}$ |
| $02 \mathrm{~A} 3_{\mathrm{H}}$ | HIGH | $\mathrm{A}_{3}$ | MAC Forward Mode Register 0 |  | rw | $4_{\mathrm{H}}$ |
| $0^{02}{ }^{\text {A }}{ }_{H}$ | Low | $\mathrm{A} 4_{\mathrm{H}}$ | MAC Forward Mode Register 1 |  | rw | $3_{\mathrm{H}}$ |
| $0^{2} \mathrm{~A}_{\mathrm{H}}$ | HIGH | $\mathrm{A}_{5}$ | MAC Forward Mode Register 2 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $0^{02 A} 6_{H}$ | Low | $\mathrm{A} 6_{\mathrm{H}}$ | Trunking Enable Register 0 |  | rw | $\mathrm{O}_{\mathrm{H}}$ |
| $0^{02 A} 7_{H}$ | HIGH | $\mathrm{A}_{\mathrm{H}}$ | Trunking Enable Register 1 |  | rw | $0_{\mathrm{H}}$ |

ADM6918/X

## EEPROM Register Format

### 4.1 EEPROM Registers

Table 16 Registers Address Space

| Module | Base Address | End Address | Note |
| :--- | :--- | :--- | :--- |
| EEPROM | $0200_{\mathrm{H}}$ | $02 \mathrm{~A} 7_{\mathrm{H}}$ |  |

Table 17 Registers Overview

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| SIG | Signature | 0200 ${ }_{\text {H }}$ | 41 |
| GCR | Global Configuration Register | 0201 ${ }_{\text {H }}$ | 41 |
| PCR_0 | Port 0 Configuration Register | 0202 ${ }_{\text {H }}$ | 43 |
| PCR_1 | Port 1 Configuration | 0203 ${ }_{\text {H }}$ | 46 |
| PCR_2 | Port 2 Configuration | $0^{0204}{ }_{H}$ | 46 |
| PCR_3 | Port 3 Configuration | 0205 ${ }_{\text {H }}$ | 46 |
| PCR_4 | Port 4 Configuration | 0206 ${ }_{\text {H }}$ | 46 |
| PCR_5 | Port 5 Configuration | $0207_{\mathrm{H}}$ | 46 |
| PCR_6 | Port 6 Configuration | 0208 ${ }_{\text {H }}$ | 46 |
| PCR_7 | Port 7 Configuration | 0209 ${ }_{\text {H }}$ | 46 |
| PCR_8 | Port 8 Configuration | $020 \mathrm{~A}_{\mathrm{H}}$ | 46 |
| PCR_9 | Port 9 Configuration | $020 \mathrm{~B}_{\mathrm{H}}$ | 46 |
| PCR_10 | Port 10 Configuration | $020 \mathrm{C}_{\mathrm{H}}$ | 46 |
| PCR_11 | Port 11 Configuration | 020D ${ }_{\text {H }}$ | 46 |
| PCR_12 | Port 12 Configuration | $020 \mathrm{E}_{\mathrm{H}}$ | 46 |
| PCR_13 | Port 13 Configuration | $020 \mathrm{~F}_{\mathrm{H}}$ | 46 |
| PCR_14 | Port 14 Configuration | $0^{0210}{ }_{\text {H }}$ | 46 |
| PCR_15 | Port 15 Configuration | 0211 ${ }_{\text {H }}$ | 46 |
| RES1 | Reserved Register 1 | 0212 ${ }_{\text {H }}$ | 46 |
| RES2 | Reserved Register 2 | 0213 ${ }_{\text {H }}$ | 47 |
| RES3 | Reserved Register 3 | $0^{0214}{ }_{H}$ | 47 |
| RES4 | Reserved Register 4 | $0215_{\text {H }}$ | 47 |
| RES5 | Reserved Register 5 | 0216 ${ }_{\text {H }}$ | 47 |
| RES6 | Reserved Register 6 | $0217_{\mathrm{H}}$ | 47 |
| RES7 | Reserved Register 7 | 0218 ${ }_{\text {H }}$ | 47 |
| RES8 | Reserved Register 8 | 0219 ${ }_{\text {H }}$ | 47 |
| PCR_16 | Port 16 Configuration | $021 \mathrm{~A}_{\mathrm{H}}$ | 46 |
| PCR_17 | Port 17 Configuration | $021 \mathrm{~B}_{\mathrm{H}}$ | 46 |
| MC | Miscellaneous Configuration | $021 \mathrm{C}_{\mathrm{H}}$ | 48 |
| VLAN | VLAN(TOS) Priority Map | 021砠 | 48 |
| FGOPML_0 | Forwarding Group 0 Outbound Port Map Low | 021E ${ }_{\text {H }}$ | 50 |
| FGOPMH_0 | Forwarding Group 0 Outbound Port Map High | $021 \mathrm{~F}_{\mathrm{H}}$ | 52 |
| FGOPML_1 | Forwarding Group 1 Outbound Port Map Low | 0220 ${ }_{\text {H }}$ | 51 |
| FGOPMH_1 | Forwarding Group 1 Outbound Port Map High | $0221_{\mathrm{H}}$ | 53 |

ADM6918/X

EEPROM Register Format

Table 17 Registers Overview (cont'd)

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| FGOPML_2 | Forwarding Group 2 Outbound Port Map Low | 0222 ${ }_{\text {H }}$ | 51 |
| FGOPMH_2 | Forwarding Group 2 Outbound Port Map High | 0223 ${ }_{\text {H }}$ | 53 |
| FGOPML_3 | Forwarding Group 3 Outbound Port Map Low | $0^{0224}{ }_{H}$ | 51 |
| FGOPMH_3 | Forwarding Group 3 Outbound Port Map High | $0^{0225}{ }_{\text {H }}$ | 53 |
| FGOPML_4 | Forwarding Group 4 Outbound Port Map Low | $0^{0226}{ }_{\text {H }}$ | 51 |
| FGOPMH_4 | Forwarding Group 4 Outbound Port Map High | $0^{0227}{ }_{\text {H }}$ | 53 |
| FGOPML_5 | Forwarding Group 5 Outbound Port Map Low | 0228 ${ }_{\text {H }}$ | 51 |
| FGOPMH_5 | Forwarding Group 5 Outbound Port Map High | $0^{0229}{ }_{H}$ | 53 |
| FGOPML_6 | Forwarding Group 6 Outbound Port Map Low | $022 \mathrm{~A}_{\mathrm{H}}$ | 51 |
| FGOPMH_6 | Forwarding Group 6 Outbound Port Map High | $022 \mathrm{~B}_{\mathrm{H}}$ | 53 |
| FGOPML_7 | Forwarding Group 7 Outbound Port Map Low | $0^{022} \mathrm{C}_{\mathrm{H}}$ | 51 |
| FGOPMH_7 | Forwarding Group 7 Outbound Port Map High | $022 \mathrm{D}_{\mathrm{H}}$ | 53 |
| FGOPML_8 | Forwarding Group 8 Outbound Port Map Low | 022E ${ }_{\text {H }}$ | 51 |
| FGOPMH_8 | Forwarding Group 8 Outbound Port Map High | $022 \mathrm{~F}_{\mathrm{H}}$ | 53 |
| FGOPML_9 | Forwarding Group 9 Outbound Port Map Low | $0^{0230}{ }_{H}$ | 51 |
| FGOPMH_9 | Forwarding Group 9 Outbound Port Map High | $0^{0231}{ }_{\text {H }}$ | 53 |
| FGOPML_10 | Forwarding Group 10 Outbound Port Map Low | $0^{0232}{ }_{\text {H }}$ | 51 |
| FGOPMH_10 | Forwarding Group 10 Outbound Port Map High | $0^{0233}{ }_{\text {H }}$ | 53 |
| FGOPML_11 | Forwarding Group 11 Outbound Port Map Low | $0^{0234}{ }_{H}$ | 51 |
| FGOPMH_11 | Forwarding Group 11 Outbound Port Map High | $0^{0235}{ }_{\text {H }}$ | 53 |
| FGOPML_12 | Forwarding Group 12 Outbound Port Map Low | 0236 ${ }_{\text {H }}$ | 51 |
| FGOPMH_12 | Forwarding Group 12 Outbound Port Map High | $0^{023}{ }_{\text {H }}$ | 53 |
| FGOPML_13 | Forwarding Group 13 Outbound Port Map Low | $0^{0238}{ }_{\text {H }}$ | 51 |
| FGOPMH_13 | Forwarding Group 13 Outbound Port Map High | 0239 ${ }_{\text {H }}$ | 53 |
| FGOPML_14 | Forwarding Group 14 Outbound Port Map Low | $023 \mathrm{~A}_{\mathrm{H}}$ | 51 |
| FGOPMH_14 | Forwarding Group 14 Outbound Port Map High | $023 \mathrm{~B}_{\mathrm{H}}$ | 53 |
| FGOPML_15 | Forwarding Group 15 Outbound Port Map Low | $0^{023} \mathrm{C}_{\mathrm{H}}$ | 51 |
| FGOPMH_15 | Forwarding Group 15 Outbound Port Map High | $023 \mathrm{D}_{\mathrm{H}}$ | 53 |
| FGOPML_16 | Forwarding Group 16 Outbound Port Map Low | $023 \mathrm{E}_{\mathrm{H}}$ | 51 |
| FGOPMH_16 | Forwarding Group 16 Outbound Port Map High | $023 \mathrm{~F}_{\mathrm{H}}$ | 53 |
| FGOPML_17 | Forwarding Group 17 Outbound Port Map Low | 0240 ${ }_{\text {H }}$ | 51 |
| FGOPMH_17 | Forwarding Group 17 Outbound Port Map High | $0241_{\mathrm{H}}$ | 53 |
| FGOPML_18 | Forwarding Group 18 Outbound Port Map Low | $0242_{\mathrm{H}}$ | 52 |
| FGOPMH_18 | Forwarding Group 18 Outbound Port Map High | $0243_{\mathrm{H}}$ | 53 |
| FGOPML_19 | Forwarding Group 19 Outbound Port Map Low | $0^{0244}{ }_{\text {H }}$ | 52 |
| FGOPMH_19 | Forwarding Group 19 Outbound Port Map High | 0245 ${ }_{\text {H }}$ | 53 |
| FGOPML_20 | Forwarding Group 20 Outbound Port Map Low | $0^{0246}{ }_{\text {H }}$ | 52 |
| FGOPMH_20 | Forwarding Group 20 Outbound Port Map High | $0247_{\mathrm{H}}$ | 53 |
| FGOPML_21 | Forwarding Group 21 Outbound Port Map Low | 0248 ${ }_{\text {H }}$ | 52 |
| FGOPMH_21 | Forwarding Group 21 Outbound Port Map High | 0249 ${ }_{\text {H }}$ | 53 |
| FGOPML_22 | Forwarding Group 22 Outbound Port Map Low | 024A ${ }_{\text {H }}$ | 52 |

ADM6918/X

## EEPROM Register Format

Table 17 Registers Overview (cont'd)

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| FGOPMH_22 | Forwarding Group 22 Outbound Port Map High | 024B ${ }_{\text {H }}$ | 53 |
| FGOPML_23 | Forwarding Group 23 Outbound Port Map Low | $024 \mathrm{C}_{\mathrm{H}}$ | 52 |
| FGOPMH_23 | Forwarding Group 23 Outbound Port Map High | $024 \mathrm{D}_{\mathrm{H}}$ | 54 |
| FGOPML_24 | Forwarding Group 24 Outbound Port Map Low | 024E ${ }_{\text {H }}$ | 52 |
| FGOPMH_24 | Forwarding Group 24 Outbound Port Map High | $024 \mathrm{~F}_{\mathrm{H}}$ | 54 |
| FGOPML_25 | Forwarding Group 25 Outbound Port Map Low | 0250 ${ }_{\text {H }}$ | 52 |
| FGOPMH_25 | Forwarding Group 25 Outbound Port Map High | $0^{0251}{ }_{\text {H }}$ | 54 |
| FGOPML_26 | Forwarding Group 26 Outbound Port Map Low | $0252_{\mathrm{H}}$ | 52 |
| FGOPMH_26 | Forwarding Group 26 Outbound Port Map High | $0253_{\mathrm{H}}$ | 54 |
| FGOPML_27 | Forwarding Group 27 Outbound Port Map Low | $0^{0254}{ }_{H}$ | 52 |
| FGOPMH_27 | Forwarding Group 27 Outbound Port Map High | 0255 ${ }_{\text {H }}$ | 54 |
| FGOPML_28 | Forwarding Group 28 Outbound Port Map Low | 0256 ${ }_{\text {H }}$ | 52 |
| FGOPMH_28 | Forwarding Group 28 Outbound Port Map High | 0257 ${ }_{\text {H }}$ | 54 |
| FGOPML_29 | Forwarding Group 29 Outbound Port Map Low | 0258 ${ }_{\text {H }}$ | 52 |
| FGOPMH_29 | Forwarding Group 29 Outbound Port Map High | 0259 ${ }_{\text {H }}$ | 54 |
| FGOPML_30 | Forwarding Group 30 Outbound Port Map Low | 025A ${ }_{\text {H }}$ | 52 |
| FGOPMH_30 | Forwarding Group 30 Outbound Port Map High | $025 \mathrm{~B}_{\mathrm{H}}$ | 54 |
| FGOPML_31 | Forwarding Group 31 Outbound Port Map Low | $0^{025} \mathrm{C}_{\mathrm{H}}$ | 52 |
| FGOPMH_31 | Forwarding Group 31 Outbound Port Map High | 025D ${ }_{\text {H }}$ | 54 |
| POVIDS | P0 VID and PVID Shift | 025E ${ }_{\text {H }}$ | 54 |
| P1_VID | P1 VID Configuration | $025 \mathrm{~F}_{\mathrm{H}}$ | 55 |
| P2_VID | P2 VID Configuration | $0^{0260}{ }_{H}$ | 56 |
| P3_VID | P3 VID Configuration | $0^{0261}{ }_{\text {H }}$ | 56 |
| P4_VID | P4 VID Configuration | 0262 ${ }_{\text {H }}$ | 56 |
| P5_VID | P5 VID Configuration | $0263_{\mathrm{H}}$ | 56 |
| P6_VID | P6 VID Configuration | $0^{0264}{ }_{H}$ | 56 |
| P7_VID | P7 VID Configuration | 0265 ${ }_{\text {H }}$ | 56 |
| P8_VID | P8 VID Configuration | $0^{0266}{ }_{\text {H }}$ | 56 |
| P9_VID | P9 VID Configuration | $0267_{\mathrm{H}}$ | 56 |
| P10_VID | P10 VID Configuration | $0^{0268}{ }_{\text {H }}$ | 56 |
| P11_VID | P11 VID Configuration | $0^{0269}{ }_{\text {H }}$ | 56 |
| P12_VID | P12 VID Configuration | $026 \mathrm{~A}_{\mathrm{H}}$ | 56 |
| P13_VID | P13 VID Configuration | $026 \mathrm{~B}_{\mathrm{H}}$ | 56 |
| P14_VID | P14 VID Configuration | 026C ${ }_{\text {H }}$ | 56 |
| P15_VID | P15 VID Configuration | $026 \mathrm{D}_{\mathrm{H}}$ | 56 |
| RES9 | Reserved Register 9 | $026 \mathrm{E}_{\mathrm{H}}$ | 47 |
| RES10 | Reserved Register 10 | $026 \mathrm{~F}_{\mathrm{H}}$ | 47 |
| RES11 | Reserved Register 11 | 0270 ${ }_{\text {H }}$ | 47 |
| RES12 | Reserved Register 12 | $0271_{\mathrm{H}}$ | 47 |
| RES13 | Reserved Register 13 | $0272_{\mathrm{H}}$ | 47 |
| RES14 | Reserved Register 14 | $0273_{\mathrm{H}}$ | 47 |

ADM6918/X

EEPROM Register Format

Table 17 Registers Overview (cont'd)

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| RES15 | Reserved Register 15 | 0274 ${ }_{\text {H }}$ | 47 |
| RES16 | Reserved Register 16 | 0275 ${ }_{\text {H }}$ | 47 |
| P24_VID | P24 VID Configuration | 0276 ${ }_{\text {H }}$ | 56 |
| P25_VID | P25 VID Configuration | $0277_{\mathrm{H}}$ | 56 |
| P0_3_BCR | P0, P1, P2, P3 Bandwidth Control Register | 0278 ${ }_{\text {H }}$ | 56 |
| P4_7_BCR | P4, P5, P6, P7 Bandwidth Control Register | 0279 ${ }_{\text {H }}$ | 57 |
| P8_11_BCR | P8, P9, P10, P11 Bandwidth Control Register | $027 \mathrm{~A}_{\mathrm{H}}$ | 59 |
| P12_15_BCR | P12, P13, P14, P15 Bandwidth Control Register | $027 \mathrm{~B}_{\mathrm{H}}$ | 60 |
| RES17 | Reserved Register 17 | $0^{027} \mathrm{C}_{\mathrm{H}}$ | 47 |
| RES18 | Reserved Register 18 | 027D ${ }_{\text {H }}$ | 47 |
| P24_25_BCR | P24, P25 Bandwidth Control Register | 027E ${ }_{\text {H }}$ | 61 |
| BCERL | Bandwidth Control Enable Register Low | $027 \mathrm{~F}_{\mathrm{H}}$ | 62 |
| BCERH | Bandwidth Control Enable Register High | 0280 ${ }_{\text {H }}$ | 63 |
| RES19 | Reserved Register 19 | 0281 ${ }_{\text {H }}$ | 47 |
| RES20 | Reserved Register 20 | 0282 ${ }_{\text {H }}$ | 47 |
| RES21 | Reserved Register 21 | 0283 ${ }_{\text {H }}$ | 47 |
| RES22 | Reserved Register 22 | $0^{0284}{ }_{H}$ | 47 |
| RES23 | Reserved Register 23 | 0285 ${ }_{\text {H }}$ | 47 |
| RES24 | Reserved Register 24 | 0286 ${ }_{\text {H }}$ | 47 |
| RES25 | Reserved Register 25 | 0287 ${ }_{\text {H }}$ | 47 |
| RES26 | Reserved Register 26 | 0288 ${ }_{\text {H }}$ | 47 |
| RES27 | Reserved Register 27 | 0289 ${ }_{\text {H }}$ | 47 |
| RES28 | Reserved Register 28 | $028 \mathrm{~A}_{\mathrm{H}}$ | 47 |
| CPHYCG0 | Customized PHY Control Group 0 | $028 \mathrm{~B}_{\mathrm{H}}$ | 63 |
| CPHYCG1 | Customized PHY Control Group 1 | $028 \mathrm{C}_{\mathrm{H}}$ | 65 |
| CPHYCG2 | Customized PHY Control Group 2 | $028 \mathrm{D}_{\mathrm{H}}$ | 66 |
| CPHYCG3 | Customized PHY Control Group 3 | $028 \mathrm{E}_{\mathrm{H}}$ | 66 |
| GOPHYCD0 | Group 0 PHY Customized DATA 0 | $028 \mathrm{~F}_{\mathrm{H}}$ | 67 |
| G0PHYCD1 | Group 0 PHY Customized DATA 1 | 0290 ${ }_{\text {H }}$ | 67 |
| G1PHYCD0 | Group 1 PHY Customized DATA 0 | 0291 ${ }_{\text {H }}$ | 68 |
| G1PHYCD1 | Group 1 PHY Customized DATA 1 | 0292 ${ }_{\text {H }}$ | 68 |
| G2PHYCD0 | Group 2 PHY Customized DATA 0 | 0293 ${ }_{\text {H }}$ | 68 |
| G2PHYCD1 | Group 2 PHY Customized DATA 1 | $0294_{H}$ | 69 |
| G3PHYCD0 | Group 3 PHY Customized DATA 0 | 0295 ${ }_{\text {H }}$ | 69 |
| G3PHYCD1 | Group 3 PHY Customized DATA 1 | 0296 ${ }_{\text {H }}$ | 69 |
| PHYCE | PHY Customized Enable Register | $0297_{\mathrm{H}}$ | 70 |
| PPPOEC0 | PPPOE Control Register 0 | $0298{ }_{H}$ | 71 |
| PPPOEC1 | PPPOE Control Register 1 | 0299 ${ }_{\text {H }}$ | 72 |
| PHYCRO | PHY Control Register 0 | $0^{029} \mathrm{~A}_{\mathrm{H}}$ | 72 |
| PHYCR1 | PHY Control Register 1 | $0^{029} \mathrm{~B}_{\mathrm{H}}$ | 73 |
| DMDIOAR0 | Disable MDIO Active Register 0 | $0^{029} \mathrm{C}_{\mathrm{H}}$ | 74 |

## ADM6918/X

EEPROM Register Format

Table 17 Registers Overview (cont'd)

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| DMDIOAR1 | Disable MDIO Active Register 1 | $029 \mathrm{D}_{\mathrm{H}}$ | 75 |
| PDR0 | Port Disable Register 0 | $029 \mathrm{E}_{\mathrm{H}}$ | 75 |
| PDR1 | Port Disable Register 1 | $029 \mathrm{~F}_{\mathrm{H}}$ | 76 |
| IGMPSCR0 | IGMP Snooping Control Register 0 | $02 \mathrm{~A}_{\mathrm{H}}$ | 76 |
| IGMPSCR1 | IGMP Snooping Control Register 1 | $02 \mathrm{~A} 1_{\mathrm{H}}$ | 77 |
| CPUCR | CPU Control Register | $02 \mathrm{~A} 2_{\mathrm{H}}$ | 78 |
| SMACFCR0 | Special MAC Forward Control Register 0 | $02 \mathrm{~A} 3_{\mathrm{H}}$ | 80 |
| SMACFCR1 | Special MAC Forward Control Register 1 | $02 \mathrm{~A} 4_{\mathrm{H}}$ | 81 |
| SMACFCR2 | Special MAC Forward Control Register 2 | $02 \mathrm{~A} 5_{\mathrm{H}}$ | 82 |
| TER0 | Trunking Enable Register 0 | $02 \mathrm{~A} 6_{\mathrm{H}}$ | 83 |
| TER1 | Trunking Enable Register 1 | $02 \mathrm{~A} 7_{\mathrm{H}}$ | 84 |

The register is addressed wordwise.

Table 18 Register Access Types

| Mode | Symbol | Description HW | Description SW |
| :---: | :---: | :---: | :---: |
| read/write | rw | Register is used as input for the HW | Register is read and writable by SW |
| read | r | Register is written by HW (register between input and output -> one cycle delay) | Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.) |
| Read only | ro | Register is set by HW (register between input and output -> one cycle delay) | SW can only read this register |
| Read virtual | rV | Physically, there is no new register, the input of the signal is connected directly to the address multiplexer. | SW can only read this register |
| Latch high, self clearing | Insc | Latch high signal at high level, clear on read | SW can read the register |
| Latch low, self clearing | IIsc | Latch high signal at low-level, clear on read | SW can read the register |
| Latch high, mask clearing | Ihmk | Latch high signal at high level, register cleared with written mask | SW can read the register, with write mask the register can be cleared (1 clears) |
| Latch low, mask clearing | IImk | Latch high signal at low-level, register cleared on read | SW can read the register, with write mask the register can be cleared (1 clears) |
| Interrupt high, self clearing | insc | Differentiate the input signal (low>high) register cleared on read | SW can read the register |
| Interrupt low, self clearing | ilsc | Differentiate the input signal (high>low) register cleared on read | SW can read the register |
| Interrupt high, mask clearing | ihmk | Differentiate the input signal (high>low) register cleared with written mask | SW can read the register, with write mask the register can be cleared |
| Interrupt low, mask clearing | ilmk | Differentiate the input signal (low>high) register cleared with written mask | SW can read the register, with write mask the register can be cleared |

ADM6918/X

| Table 18 | Register Access Types (cont'd) |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
| Mode | Symbol | Description HW | Description SW |  |
| Interrupt enable <br> register | ien | Enables the interrupt source for <br> interrupt generation | SW can read and write this register |  |
| latch_on_reset | lor | rw register, value is latched after first <br> clock cycle after reset | Register is read and writable by SW |  |
| Read/write <br> self clearing | rwsc | Register is used as input for the hw, the <br> register will be cleared due to a HW <br> mechanism. | Writing to the register generates a strobe <br> signal for the HW (1 pdi clock cycle) <br> Register is read and writable by SW. |  |

Table 19 Registers Clock DomainsRegisters Clock Domains

| Clock Short Name | Description |
| :--- | :--- |
|  |  |

### 4.1.1 EEPROM Register Descriptions

## Signature

| SIG |  |  |  |  |  |  |  |  |  |  |  |  |  | es | alue |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signa |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $54_{H}$ |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| SIG | $15: 0$ | ro | Signature <br> The value must be at $4154_{H}$. ADM6918/X uses this value to check if the <br> EEPROM is attached. If the value in the EEPROM doesn't equal to <br> $4154_{\mathrm{H}}$, the ADM6918/X will not load the EEPROM even if the EEPROM <br> is attached. |

Global Configuration Register

## GCR <br> Global Configuration Register

Offset
Reset Value
$0201_{H}$
$3800_{H}$

## EEPROM Register Format



| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FMCEB | 14 | rw | Fast Management Clock Enable Bit <br> $\mathrm{O}_{\mathrm{B}} \quad$, The switch will use 2.5 M clock to configure the phys. <br> $1_{B} \quad$, The switch will use 10 M clock to configure the phys. |
| LEB | 13 | rw | Length 1536 Enable Bit <br> $0_{B} \quad$, The switch can receive packets of less then 1518 bytes. <br> $1_{B} \quad$, The switch can receive packets of less than 1536 bytes. |
| FNTM | 12 | rw | Force No Tag Mode <br> $0_{B} \quad$, The switch is not configured to Force No Tag Mode. <br> $1_{B} \quad$, The switch is configured to Force No Tag Mode. In this mode, the ADM6918/X will not recognize the VLAN TAG even if they contain a Tag Header. |
| BM | 11 | rw | Bypass Mode <br> $0_{B} \quad$, The switch is not configured to Bypass Mode. <br> $1_{B} \quad$, The switch is configured to Bypass Mode. The packets will not be modified when they are transmitted. |
| VGM | 10 | rw | VLAN Group Mode ```1 B , The switch is configured to Tagged Based VLAN OB``` |
| CVG | 9 | rw | Check VLAN Group <br> $0_{B} \quad$, The ADM6918/X will disable the Check VLAN Group function. <br> $1_{B} \quad$, The ADM6918/X will check if the packets and the receiving port are at the same Forwarding Group. That is, the output port map for the receiving packet must contain the receiving port. If they belong to different Forwarding Group, the receiving packets will be discarded. <br> Note: Example: Port 3 receives a packet and finds Forwarding Group contains P0, P1, and P2 (doesn't contain P3). This packet will be dropped. |
| DM | 8:5 | rw | Discard Mode <br> This function enables the switch to discard packets according to their priorities if the receiving port disables the flow control function. Users could use this to prevent packets with the low priority to block those with high priority. <br> Bit[8:7] = High Queue Discard Mode (see Sec. 3.1.18) <br> Bit[6:5] = Low Queue Discard Mode |

ADM6918/X

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PQR | 4:3 | rw | Priority Queue Ratio <br> The ADM6918/X supports two priorities on each output port using weighted round robin scheme. The ratio between the low and high queue is as follows: <br> Bit[4:3] Ratio <br> $00_{B}, 1: 2$ <br> $01_{B}, 1: 4$ <br> $10_{\mathrm{B}}, 1: 8$ <br> $11_{B}, 1: 16$ |
| BSFEB | 2 | rw | Broadcast Storm Filtering Enable Bit <br> $0_{B} \quad$, The ADM6918/X disables the broadcast storm filtering function. <br> $1_{B} \quad$, The ADM6918/X enables the broadcast storm filtering function. |
| BST | 1:0 | rw | Broadcast Storm Threshold |

Port 0 Configuration Register

| $\begin{aligned} & \text { PCR_0 } \\ & \text { Port } 0 \end{aligned}$ | nfigur | Regi |  |  |  |  |  |  |  |  |  |  | Reset | Value <br> $80 \mathrm{FF}_{\mathrm{H}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BPEB | FSM | PPM | EPP | TVP | SFE | TP | DA | SA | ANEM CR | $\underset{\text { DCAF }}{ }$ | $\begin{aligned} & \text { 100F } \\ & \text { DAAR } \end{aligned}$ | $100 \mathrm{H}$ <br> DAAR | 10FD AAR | $\begin{aligned} & \text { 10HD } \\ & \text { AAR } \end{aligned}$ |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| BPEB | 15 | rw | Back Pressure Enable Bit <br> $0_{B} \quad$, The MAC controller doesn't support back-pressure function in half <br> duplex. |
|  |  |  | $1_{B} \quad$, The MAC controller supports back-pressure function in half <br> duplex. |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FSM | 14:13 | rw | Four Security Mode <br> $00_{B}$, The switch will forward packets with "unknown source addresses" to the CPU port and not learn it if the receiving port is configured to enable security function. The "unknown source address" means that we can't find an equal address existed in the learning table and its corresponding port number equals to the receiving port. This function needs CUP's help because we need to create a "static address" to the learning table from the CPU. "Static" means this address will always exist in the leaning table and can only be removed through the CPU. When the address is configured to "Static", we can prevent this address from overlapping when it is received from a port without the security function enabled. <br> $01_{B}$, The switch will discard packets with "unknown source addresses" and not learn it if the receiving port is configured to enable security function. Only packets with source addresses existed in the learning table will be forwarded. <br> $10_{B}$, The first received packets will be locked at the receiving port if the receiving port is configured to enable security function. Only the packets with the source address same as the locked one will be forwarded and learned. <br> $11_{B}$, The first received packets will be locked as above. The difference is that the receiving port will not receive and learn packets any more after the link goes down even it links up again (it may happen if the station moves to the other port). |
| PPM | 12 | rw | Port-base Priority Mapping <br> $0_{B} \quad$, Mapped for the Low Queue. <br> $1_{B} \quad$, Mapped for the High Queue. |
| EPP | 11 | rw | $\begin{aligned} & \text { Enable Port-base Priority } \\ & 0_{B} \quad \text {, The switch will use the IPv4 or Tag priority fields for the queue } \\ & \text { mapping (See Bit [10]). If the packets contain no priority field, then } \\ & \text { the switch will use the Port-Priority for the default priority. } \\ & 1_{B} \quad \begin{array}{l} \text {, The switch will always use the Port-Priority for the queue mapping } \\ \text { even if the receiving packets contain IPv4 or Tag information. } \end{array} \\ & \hline \end{aligned}$ |
| TVP | 10 | rw | TOS over VLAN Priority <br> $0_{B} \quad$, When the receiving packets contain the IPv4 and Tag Priority at the same time, the switch will use Tag priority field for the queue mapping. <br> $1_{B} \quad$, When the receiving packets contain the IPv4 and Tag Priority at the same time, the switch will use IPv4 priority field for the queue mapping. |
| SFE | 9 | rw | Security Function Enable <br> $0_{B} \quad$, The switch disables the security function. <br> $1_{B} \quad$, The switch enables the security function. Four security modes could be selected through Bit[14:13]. |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| TP | 8 | rw | Tagged Port <br> $0_{B} \quad$, The transmitted port is configured to an untagged port. The transmitted packets from an untagged port will not contain a Tag Header except the transmitted packets are management packet or the Bypass Mode is enabled. <br> $1_{B} \quad$, The transmitted port is configured to a tagged port. The transmitted packets from a tagged port will always contain a Tag Header except the transmitted packets are management packet or the Bypass Mode is enabled. |
| DA | 7 | rw | Duplex Ability <br> This bit will be used as Bit 8 (Duplex Select) in the Basic Mode Control Register if bypass management function is not enabled, and be used as Duplex Desired if bypass management function is enabled. <br> $0_{B} \quad$, Half Duplex Enabled. <br> $1_{B}$, Full Duplex Enabled. |
| SA | 6 | rw | Speed Ability <br> This bit will be used as Bit 13 (Speed Select) in the Basic Mode Control Register if bypass management function is not enabled, and be used as Speed Desired if bypass management function is enabled. $\begin{array}{ll} 0_{B} & , 10 \mathrm{Mbit} / \mathrm{s} \text { Enabled. } \\ 1_{B} & , 100 \mathrm{Mbit} / \mathrm{s} \text { Enabled. } \\ \hline \end{array}$ |
| ANEMCR | 5 | rw | Auto Negotiation Enable in Basic Mode Control Register $0_{B} \quad$, Auto-Negotiation is Disabled. <br> $1_{B} \quad$, Auto-Negotiation is Enabled. |
| FCAFD | 4 | rw | 802.3x Flow Control Ability in Full Duplex <br> $0_{B} \quad,(1)$. Mac controller doesn't support Pause Frames when the port is configured to bypass management function from MDC/MDIO. <br> (2). If the port is not configured to bypass management function form MDC/MDIO, then it will be used as the Pause bit in AutoNegotiation Advertisement Register and the Pause function will not be advertised. If Auto-Negotiation function is disabled, then this bit is used and Pause is not supported. <br> (3). If the port is not configured to bypass management function from MDC/MDIO and no PHY is attached to this port, the MAC controller will not support Pause Frames in the full duplex. <br> , (1). MAC controller supports Pause Frames when the port is configured to bypass management function from MDC/MDIO. (2). If the port is not configured to bypass management function form MDC/MDIO, then it will be used as the Pause bit in AutoNegotiation Advertisement Register and the Pause function will be advertised. If Auto-Negotiation function is disabled, then this bit is used and Pause is supported. <br> (3). If the port is not configured to bypass management function from MDC/MDIO and no PHY is attached to this port, the MAC controller will support Pause Frames in the full duplex. |
| 100FDAAR | 3 | rw | ```100Base-TX Full Duplex Ability in Auto-Negotiation Advertisement Register 0}\mp@subsup{B}{B}{},100Base-Tx Full Duplex is not advertised 1}\mp@subsup{B}{B}{},100Base-TX Full Duplex is advertised``` |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| 100HDAAR | 2 | rw | 100Base-TX Half Duplex Ability in Auto-Negotiation Advertisement Register <br> $0_{B} \quad, 100 B a s e-T X$ Half Duplex is not advertised. <br> $1_{B} \quad, 100$ Base-TX Half Duplex is advertised. |
| 10FDAAR | 1 | rw | ```10Base-T Full Duplex Ability in Auto-Negotiation Advertisement Register 0}\mp@subsup{O}{B}{},10Base-T Full Duplex is not advertised 1}\mp@subsup{B}{B}{\prime, 10Base-T Full Duplex is advertised.``` |
| 10HDAAR | 0 | rw | 10Base-T Half Duplex Ability in Auto-Negotiation Advertisement Register <br> $0_{B} \quad, 10 B a s e-T$ Half Duplex is not advertised. <br> $1_{B}, 10 B a s e-T$ Half Duplex is advertised. |

All PCR_x registers have the same structure and characteristics, see PCR_0.
The offset addresses of the other PCR_x registers are listed in Table 20.

Table 20 PCR_x Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| PCR_1 | Port 1 Configuration | $0203_{H}$ |  |
| PCR_2 | Port 2 Configuration | $0204_{H}$ |  |
| PCR_3 | Port 3 Configuration | $0205_{H}$ |  |
| PCR_4 | Port 4 Configuration | $0206_{H}$ |  |
| PCR_5 | Port 5 Configuration | $0207_{H}$ |  |
| PCR_6 | Port 6 Configuration | $0208_{H}$ |  |
| PCR_7 | Port 7 Configuration | $0209_{H}$ |  |
| PCR_8 | Port 8 Configuration | $020 A_{H}$ |  |
| PCR_9 | Port 9 Configuration | $020 \mathrm{~B}_{\mathrm{H}}$ |  |
| PCR_10 | Port 10 Configuration | $020 \mathrm{C}_{\mathrm{H}}$ |  |
| PCR_11 | Port 11 Configuration | $020 \mathrm{D}_{\mathrm{H}}$ |  |
| PCR_12 | Port 12 Configuration | $020 \mathrm{E}_{\mathrm{H}}$ |  |
| PCR_13 | Port 13 Configuration | $020 \mathrm{~F}_{\mathrm{H}}$ | $00210_{\mathrm{H}}$ |
| PCR_14 | Port 14 Configuration | $0211_{\mathrm{H}}$ |  |
| PCR_15 | Port 15 Configuration | $021 A_{H}$ |  |
| PCR_16 | Port 16 Configuration | $021 \mathrm{~B}_{\mathrm{H}}$ |  |
| PCR_17 | Port 17 Configuration |  |  |

## Reserved Register 1

## RES1

Reserved Register 1

Offset
0212 ${ }_{\text {H }}$

Reset Value
Table 15

ADM6918/X

EEPROM Register Format

| 15 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | rw | Reserved <br> For the future use and don't modify the values. <br> Default: See Chapter 4 |

All RESx registers have the same structure and characteristics, see RES1. The offset addresses of the other RESx registers are listed in Table 21.

Table 21 Resx Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| RES2 | Reserved Register 2 | 0213 ${ }_{\text {H }}$ |  |
| RES3 | Reserved Register 3 | 0214 ${ }_{\text {H }}$ |  |
| RES4 | Reserved Register 4 | 0215 ${ }_{\text {H }}$ |  |
| RES5 | Reserved Register 5 | 0216 ${ }_{\text {H }}$ |  |
| RES6 | Reserved Register 6 | $0217_{\mathrm{H}}$ |  |
| RES7 | Reserved Register 7 | 0218 ${ }_{\text {H }}$ |  |
| RES8 | Reserved Register 8 | 0219 ${ }_{\text {H }}$ |  |
| RES9 | Reserved Register 9 | $026 \mathrm{E}_{\mathrm{H}}$ |  |
| RES10 | Reserved Register 10 | $026 \mathrm{~F}_{\mathrm{H}}$ |  |
| RES11 | Reserved Register 11 | 0270 ${ }_{\text {H }}$ |  |
| RES12 | Reserved Register 12 | 0271 ${ }_{\text {H }}$ |  |
| RES13 | Reserved Register 13 | 0272 ${ }^{\text {H }}$ |  |
| RES14 | Reserved Register 14 | 0273 ${ }_{\text {H }}$ |  |
| RES15 | Reserved Register 15 | 0274 ${ }_{\text {H }}$ |  |
| RES16 | Reserved Register 16 | 0275 ${ }_{\text {H }}$ |  |
| RES17 | Reserved Register 17 | $0^{027} \mathrm{C}_{\mathrm{H}}$ |  |
| RES18 | Reserved Register 18 | $027 \mathrm{D}_{\mathrm{H}}$ |  |
| RES19 | Reserved Register 19 | $0281_{\mathrm{H}}$ |  |
| RES20 | Reserved Register 20 | 0282 ${ }_{\text {H }}$ |  |
| RES21 | Reserved Register 21 | 0283 ${ }_{\text {H }}$ |  |
| RES22 | Reserved Register 22 | $0^{0284}{ }_{H}$ |  |
| RES23 | Reserved Register 23 | 0285 ${ }_{\text {H }}$ |  |
| RES24 | Reserved Register 24 | 0286 ${ }_{\text {H }}$ |  |
| RES25 | Reserved Register 25 | $0287_{H}$ |  |
| RES26 | Reserved Register 26 | 0288 ${ }_{\text {H }}$ |  |
| RES27 | Reserved Register 27 | 0289 ${ }_{\mathrm{H}}$ |  |
| RES28 | Reserved Register 28 | $028 \mathrm{~A}_{\mathrm{H}}$ |  |

## Miscellaneous Configuration

| MC | Offset | Reset Value |
| :--- | :--- | ---: |
| Miscellaneous Configuration | $021 C_{H}$ | $0820_{H}$ |



| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| Res | 13:10 | rw | Reserved |
| CLEDE | 9 | rw | Collision LED Enable <br> $0_{B} \quad$, The switch will not provide two collision LEDs for 10 M and 100 M domain individually <br> $1_{B} \quad$, The switch will provide two collision LEDs for 10 M and 100 M domain individually and flash in rate of 2 Hz . |
| Res | 8:4 | rw | Reserved |
| ERID | 3 | rw | Enable Replace VLAN ID <br> $0_{B} \quad$, The switch will use the original VID received from the Tag Header. <br> $1_{B} \quad$, The switch will replace the VID with the PVID associated with the receiving port when the received packets are priority tagged or its VID in the Tag Header equals to 1. |
| Res | 2 | rw | Reserved |
| RCD | 1 | rw | Recommend 16th Collision Drop <br> $0_{B} \quad$, The Mac controller will retransmit packets even when the collision count is larger than 16. <br> $1_{B} \quad$, The Mac controller will drop packets when the collision count is larger than 16. |
| DBF | 0 | rw | Disable CSMA/CD Back-off Function <br> $0_{B} \quad$, The Mac controller supports random back off function. <br> $1_{B} \quad$, The MAC controller will disable random back off function. |

## VLAN(TOS) Priority Map

| VLAN <br> VLAN | TOS) P | Priority |  | $\begin{aligned} & \text { Offset } \\ & \text { 021D }_{H} \end{aligned}$ |  |  |  |  |  |  |  |  |  | Reset Value $0000_{H}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MPQ7 | MPQ6 | MPQ5 | MPQ4 | MPQ3 | MPQ2 | MPQ1 | MPQ0 | $\begin{gathered} M P Q T \\ \hline \end{gathered}$ | $\begin{gathered} \text { MPQT } \\ 6 \end{gathered}$ | $\begin{gathered} M P Q T \\ 5 \end{gathered}$ | $\begin{gathered} \text { MPQT } \\ 4 \end{gathered}$ | $\begin{gathered} M P Q T \\ 3 \end{gathered}$ | $\begin{gathered} M P Q T \\ 2 \end{gathered}$ | $\begin{gathered} \text { MPQT } \\ 1 \end{gathered}$ | $\begin{gathered} \text { MPQT } \\ 0 \end{gathered}$ |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| MPQ7 | 15 | rw | Mapped Priority Queue of TOS 7 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQ6 | 14 | rw | Mapped Priority Queue of TOS 6 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQ5 | 13 | rw | Mapped Priority Queue of TOS 5 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQ4 | 12 | rw | Mapped Priority Queue of TOS 4 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQ3 | 11 | rw | Mapped Priority Queue of TOS 3 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQ2 | 10 | rw | Mapped Priority Queue of TOS 2 <br> $0_{B} \quad$, Mapped for Low Queue <br> 1 ${ }_{\text {B }}$, Mapped for High Queue |
| MPQ1 | 9 | rw | ```Mapped Priority Queue of TOS 1 OB 1B , Mapped for High Queue``` |
| MPQ0 | 8 | rw | ```Mapped Priority Queue of TOS 0 OB 1B , Mapped for High Queue``` |
| MPQT7 | 7 | rw | Mapped Priority Queue of Tag Value 7 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQT6 | 6 | rw | Mapped Priority Queue of Tag Value 6 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQT5 | 5 | rw | Mapped Priority Queue of Tag Value 5 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQT4 | 4 | rw | Mapped Priority Queue of Tag Value 4 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQT3 | 3 | rw | Mapped Priority Queue of Tag Value 3 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQT2 | 2 | rw | Mapped priority Queue of Tag Value 2 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |
| MPQT1 | 1 | rw | Mapped Priority Queue of Tag Value 1 <br> $0_{B} \quad$, Mapped for Low Queue <br> $1_{B} \quad$, Mapped for High Queue |

ADM6918/X

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| MPQT0 | 0 | rw | Mapped Priority Queue of Tag Value 0 |
|  |  |  | $0_{B} \quad$, Mapped for Low Queue |
|  |  |  | $1_{B} \quad$, Mapped for High Queue |

## Forwarding Group 0 Outbound Port Map Low

| FGOPML_0 | Offset | Reset Value |
| :--- | ---: | ---: |
| Forwarding Group 0 Outbound Port Map Low | $021 E_{H}$ | FFFF $_{H}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{5}{\text { FG_1 }}$ | $\underset{4}{\text { FG_1 }}$ | $\underset{3}{\text { FG_1 }}$ | $\underset{2}{\text { FG_1 }}$ | $\mathrm{FG}_{1}{ }^{-1}$ | $\underset{0}{\text { FG_1 }}$ | FG_9 | FG_8 | FG_7 | FG_6 | FG_5 | FG_4 | FG_3 | FG_2 | FG_1 | FG_0 |
| rw | rw | rw | rw | w | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FG_15 | 15 | rw | ```Forwarding Group Port 15 0 1 B , Port 15 is in the Forwarding Group``` |
| FG_14 | 14 | rw | $\begin{aligned} & \text { Forwarding Group Port } 14 \\ & 0_{B} \quad \text {, Port } 14 \text { is not in the Forwarding Group } \\ & 1_{B} \end{aligned} \text {, Port } 14 \text { is in the Forwarding Group }$ |
| FG_13 | 13 | rw | ```Forwarding Group Port 13 0}\mp@subsup{O}{B}{}\quad,\mathrm{ Port }13\mathrm{ is not in the Forwarding Group 1B}\quad,Port 13 is in the Forwarding Grou``` |
| FG_12 | 12 | rw | Forwarding Group Port 12 <br> $0_{B} \quad$, Port 12 is not in the Forwarding Group <br> $1_{B} \quad$, Port 12 is in the Forwarding Group |
| FG_11 | 11 | rw | $\begin{aligned} & \text { Forwarding Group Port } 11 \\ & 0_{B} \quad \text {, Port } 11 \text { is not in the Forwarding Group } \\ & 1_{B} \quad \text {, Port } 11 \text { is in the Forwarding Group } \end{aligned}$ |
| FG_10 | 10 | rw | ```Forwarding Group Port 10 OB 1B``` |
| FG_9 | 9 | rw | Forwarding Group Port 9 <br> $0_{B} \quad$, Port 9 is not in the Forwarding Group <br> $1_{B} \quad$, Port 9 is in the Forwarding Group |
| FG_8 | 8 | rw | Forwarding Group Port 8 <br> $0_{B} \quad$, Port 8 is not in the Forwarding Group <br> $1_{B} \quad$, Port 8 is in the Forwarding Group |
| FG_7 | 7 | rw | ```Forwarding Group Port } OB 1B},\mathrm{ ,Port 7 is in the Forwarding Group``` |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FG_6 | 6 | rw | Forwarding Group Port 6 <br> $0_{B} \quad$, Port 6 is not in the Forwarding Group <br> $1_{B} \quad$, Port 6 is in the Forwarding Group |
| $\overline{F G} 5$ | 5 | rw | Forwarding Group Port 5 <br> $0_{B} \quad$, Port 5 is not in the Forwarding Group <br> $1_{B} \quad$, Port 5 is in the Forwarding Group |
| $\overline{F G \_4}$ | 4 | rw | Forwarding Group Port 4 <br> $0_{B} \quad$, Port 4 is not in the Forwarding Group <br> $1_{B} \quad$, Port 4 is in the Forwarding Group |
| FG_3 | 3 | rw | Forwarding Group Port 3 <br> $0_{B} \quad$, Port 3 is not in the Forwarding Group <br> $1_{B} \quad$, Port 3 is in the Forwarding Group |
| $\overline{F G} 2$ | 2 | rw | Forwarding Group Port 2 <br> $0_{B} \quad$, Port 2 is not in the Forwarding Group <br> $1_{B} \quad$, Port 2 is in the Forwarding Group |
| $\overline{F G \_1}$ | 1 | rw | Forwarding Group Port 1 <br> $0_{B} \quad$, Port 1 is not in the Forwarding Group <br> $1_{B} \quad$, Port 1 is in the Forwarding Group |
| $\overline{F G \_0}$ | 0 | rw | Forwarding Group Port 0 <br> $0_{B} \quad$, Port 0 is not in the Forwarding Group <br> $1_{B} \quad$, Port 0 is in the Forwarding Group |

All FGOPML_x registers have the same structure and characteristics, see FGOPML_0. The offset addresses of the other FGOPML_x registers are listed in Table 22.

Table 22 FGOPML_x Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| FGOPML_1 | Forwarding Group 1 Outbound Port Map Low | $020_{\mathrm{H}}$ |  |
| FGOPML_2 | Forwarding Group 2 Outbound Port Map Low | $0222_{\mathrm{H}}$ |  |
| FGOPML_3 | Forwarding Group 3 Outbound Port Map Low | $022_{\mathrm{H}}$ |  |
| FGOPML_4 | Forwarding Group 4 Outbound Port Map Low | $0226_{\mathrm{H}}$ |  |
| FGOPML_5 | Forwarding Group 5 Outbound Port Map Low | $022_{\mathrm{H}}$ |  |
| FGOPML_6 | Forwarding Group 6 Outbound Port Map Low | $02 \mathrm{~A}_{\mathrm{H}}$ |  |
| FGOPML_7 | Forwarding Group 7 Outbound Port Map Low | $022 \mathrm{C}_{\mathrm{H}}$ |  |
| FGOPML_8 | Forwarding Group 8 Outbound Port Map Low | $02 \mathrm{E}_{\mathrm{H}}$ |  |
| FGOPML_9 | Forwarding Group 9 Outbound Port Map Low | $0230_{\mathrm{H}}$ |  |
| FGOPML_10 | Forwarding Group 10 Outbound Port Map Low | $0232_{\mathrm{H}}$ |  |
| FGOPML_11 | Forwarding Group 11 Outbound Port Map Low | $0234_{\mathrm{H}}$ |  |
| FGOPML_12 | Forwarding Group 12 Outbound Port Map Low | $0236_{\mathrm{H}}$ |  |
| FGOPML_13 | Forwarding Group 13 Outbound Port Map Low | $0238_{\mathrm{H}}$ |  |
| FGOPML_14 | Forwarding Group 14 Outbound Port Map Low | $023 \mathrm{~A}_{\mathrm{H}}$ |  |
| FGOPML_15 | Forwarding Group 15 Outbound Port Map Low | $023 \mathrm{C}_{\mathrm{H}}$ |  |
| FGOPML_16 | Forwarding Group 16 Outbound Port Map Low | $023 \mathrm{E}_{\mathrm{H}}$ |  |
| FGOPML_17 | Forwarding Group 17 Outbound Port Map Low | $0240_{\mathrm{H}}$ |  |

ADM6918/X

EEPROM Register Format

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| FGOPML_18 | Forwarding Group 18 Outbound Port Map Low | 0242 ${ }_{\text {H }}$ |  |
| FGOPML_19 | Forwarding Group 19 Outbound Port Map Low | 0244 ${ }_{\text {H }}$ |  |
| FGOPML_20 | Forwarding Group 20 Outbound Port Map Low | $0^{0246}{ }_{\text {H }}$ |  |
| FGOPML_21 | Forwarding Group 21 Outbound Port Map Low | $0^{0248}{ }_{\text {H }}$ |  |
| FGOPML_22 | Forwarding Group 22 Outbound Port Map Low | 024A ${ }_{\text {H }}$ |  |
| FGOPML_23 | Forwarding Group 23 Outbound Port Map Low | 024C ${ }_{\text {H }}$ |  |
| FGOPML_24 | Forwarding Group 24 Outbound Port Map Low | 024E ${ }_{\text {H }}$ |  |
| FGOPML_25 | Forwarding Group 25 Outbound Port Map Low | 0250 ${ }_{\text {H }}$ |  |
| FGOPML_26 | Forwarding Group 26 Outbound Port Map Low | 0252 ${ }_{\text {H }}$ |  |
| FGOPML_27 | Forwarding Group 27 Outbound Port Map Low | $0254_{H}$ |  |
| FGOPML_28 | Forwarding Group 28 Outbound Port Map Low | 0256 ${ }_{\text {H }}$ |  |
| FGOPML_29 | Forwarding Group 29 Outbound Port Map Low | 0258 ${ }_{\text {H }}$ |  |
| FGOPML_30 | Forwarding Group 30 Outbound Port Map Low | 025A ${ }_{H}$ |  |
| FGOPML_31 | Forwarding Group 31 Outbound Port Map Low | 025C ${ }_{\text {H }}$ |  |

Forwarding Group 0 Outbound Port Map High


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FG_25 | 9 | rw | Forwarding Group Port 25 <br> $0_{B} \quad$, Port 25 is not in the Forwarding Group <br> $1_{B} \quad$, Port 25 is in the Forwarding Group |
| FG_24 | 8 | rw | Forwarding Group Port 24 <br> $0_{B} \quad$, Port 24 is not in the Forwarding Group <br> $1_{B} \quad$, Port 24 is in the Forwarding Group |
| FG_23 | 7 | rw | Forwarding Group Port 23 <br> $0_{B} \quad$, Port 23 is not in the Forwarding Group <br> $1_{B} \quad$, Port 23 is in the Forwarding Group |
| FG_22 | 6 | rw | Forwarding Group Port 22 <br> $0_{B} \quad$, Port 22 is not in the Forwarding Group <br> $1_{B} \quad$, Port 22 is in the Forwarding Group |
| FG_21 | 5 | rw | Forwarding Group Port 21 <br> $0_{B} \quad$, Port 21 is not in the Forwarding Group <br> $1_{B} \quad$, Port 21 is in the Forwarding Group |

EEPROM Register Format

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FG_20 | 4 | rw | Forwarding Group Port 20 <br> $0_{B} \quad$, Port 20 is not in the Forwarding Group <br> $1_{B} \quad$, Port 20 is in the Forwarding Group |
| FG_19 | 3 | rw | Forwarding Group Port 19 <br> $0_{B} \quad$, Port 19 is not in the Forwarding Group <br> $1_{B} \quad$, Port 19 is in the Forwarding Group |
| FG_18 | 2 | rw | Forwarding Group Port 18 <br> $0_{B} \quad$, Port 18 is not in the Forwarding Group <br> $1_{B} \quad$, Port 18 is in the Forwarding Group |
| FG_17 | 1 | rw | Forwarding Group Port 17 <br> $0_{B} \quad$, Port 17 is not in the Forwarding Group <br> $1_{B} \quad$, Port 17 is in the Forwarding Group |
| FG_16 | 0 | rw | Forwarding Group Port 16 <br> $0_{B} \quad$, Port 16 is not in the Forwarding Group <br> $1_{B} \quad$, Port 16 is in the Forwarding Group |

All FGOPMH_x registers have the same structure and characteristics, see FGOPMH_0. The offset addresses of the other FGOPMH_x registers are listed in Table 23.

Table 23 FGOPMH_x Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| FGOPMH_1 | Forwarding Group 1 Outbound Port Map High | 0221 ${ }_{\text {H }}$ |  |
| FGOPMH_2 | Forwarding Group 2 Outbound Port Map High | $0223_{\mathrm{H}}$ |  |
| FGOPMH_3 | Forwarding Group 3 Outbound Port Map High | $0^{0225}{ }_{\text {H }}$ |  |
| FGOPMH_4 | Forwarding Group 4 Outbound Port Map High | $0227_{\text {H }}$ |  |
| FGOPMH_5 | Forwarding Group 5 Outbound Port Map High | $0^{0229}{ }_{\text {H }}$ |  |
| FGOPMH_6 | Forwarding Group 6 Outbound Port Map High | $022 \mathrm{~B}_{\mathrm{H}}$ |  |
| FGOPMH_7 | Forwarding Group 7 Outbound Port Map High | $022 \mathrm{D}_{\mathrm{H}}$ |  |
| FGOPMH_8 | Forwarding Group 8 Outbound Port Map High | $022 \mathrm{~F}_{\mathrm{H}}$ |  |
| FGOPMH_9 | Forwarding Group 9 Outbound Port Map High | 0231 ${ }_{\text {H }}$ |  |
| FGOPMH_10 | Forwarding Group 10 Outbound Port Map High | 0233 ${ }_{\text {H }}$ |  |
| FGOPMH_11 | Forwarding Group 11 Outbound Port Map High | $0^{0235}{ }_{\text {H }}$ |  |
| FGOPMH_12 | Forwarding Group 12 Outbound Port Map High | $0^{023}{ }_{\text {H }}$ |  |
| FGOPMH_13 | Forwarding Group 13 Outbound Port Map High | $0^{0239}{ }_{\text {H }}$ |  |
| FGOPMH_14 | Forwarding Group 14 Outbound Port Map High | 023B ${ }_{\text {H }}$ |  |
| FGOPMH_15 | Forwarding Group 15 Outbound Port Map High | $023 \mathrm{D}_{\mathrm{H}}$ |  |
| FGOPMH_16 | Forwarding Group 16 Outbound Port Map High | $023 \mathrm{~F}_{\mathrm{H}}$ |  |
| FGOPMH_17 | Forwarding Group 17 Outbound Port Map High | $0241_{\mathrm{H}}$ |  |
| FGOPMH_18 | Forwarding Group 18 Outbound Port Map High | $0243_{\mathrm{H}}$ |  |
| FGOPMH_19 | Forwarding Group 19 Outbound Port Map High | 0245 ${ }_{\text {H }}$ |  |
| FGOPMH_20 | Forwarding Group 20 Outbound Port Map High | $0247_{\mathrm{H}}$ |  |
| FGOPMH_21 | Forwarding Group 21 Outbound Port Map High | $0249_{\mathrm{H}}$ |  |
| FGOPMH_22 | Forwarding Group 22 Outbound Port Map High | $024 \mathrm{~B}_{\mathrm{H}}$ |  |

ADM6918/X

Table 23 FGOPMH_x Registers (cont'd)

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| FGOPMH_23 | Forwarding Group 23 Outbound Port Map High | $024 \mathrm{D}_{\mathrm{H}}$ |  |
| FGOPMH_24 | Forwarding Group 24 Outbound Port Map High | $024 \mathrm{~F}_{\mathrm{H}}$ |  |
| FGOPMH_25 | Forwarding Group 25 Outbound Port Map High | $0251_{\mathrm{H}}$ |  |
| FGOPMH_26 | Forwarding Group 26 Outbound Port Map High | $0253_{\mathrm{H}}$ |  |
| FGOPMH_27 | Forwarding Group 27 Outbound Port Map High | $0255_{\mathrm{H}}$ |  |
| FGOPMH_28 | Forwarding Group 28 Outbound Port Map High | $0257_{\mathrm{H}}$ |  |
| FGOPMH_29 | Forwarding Group 29 Outbound Port Map High | $0259_{\mathrm{H}}$ |  |
| FGOPMH_30 | Forwarding Group 30 Outbound Port Map High | $025 \mathrm{~B}_{\mathrm{H}}$ |  |
| FGOPMH_31 | Forwarding Group 31 Outbound Port Map High | $025 \mathrm{D}_{\mathrm{H}}$ |  |

PO VID and PVID Shift


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| VIDS | 15:13 | rw | VID Shift <br> This function maps 4096 VLAN into 32 Forwarding Groups <br> 1. In Tagged Based VLAN, the ADM6918/X will use 5 bits from VID as the Index to map into forwarding groups. 32 forwarding groups are defined in the ADM6918/X. We use F0, F1, ... F31 to call each forwarding group. This looking scheme is different from the Port Based VLAN because Port Based VLAN uses port number as the Index to map into the forwarding groups and then F26 ~ F31 will not be used. The VID is defined as follows: <br> - The port's Default VID is used if the frame is not 802.3 ac Tagged (No Tag Header in the frame). <br> - The port's Default VID is used if the frame is 802.3ac Tagged (Tag Header in the frame) and the frame's VID is $0000_{\mathrm{H}}$ or $0001_{\text {H }}$ and the Enable Replace VLAN ID function is enabled. <br> - The VID in the Tag Header is used if the frame is 802.3 Tagged and the frame's VID is not $0000_{\mathrm{H}}$ or $0001_{\mathrm{H}}$. <br> - The VID in the Tag Header is used if the frame is 802.3 Tagged and the frame's VID is $0000_{\mathrm{H}}$ or $0001_{\mathrm{H}}$ and Enable Replace VLAN ID function is not enabled. <br> 2. The relation between VID Shift, VID and the forwarding group is as follows: <br> Bit[15:13] Forwarding Group <br> $000_{\mathrm{B}}$, VID[4:0] <br> $001_{\mathrm{B}}$, VID[5:1] <br> $010_{\mathrm{B}}$, VID[6:2] <br> 011 ${ }^{\text {B }}$, VID[7:3] <br> $100_{\mathrm{B}}$, VID[8:4] <br> 101 ${ }_{\mathrm{B}}$, VID[9:5] <br> $110_{\mathrm{B}}, \mathrm{VID}[10: 6]$ <br> $111_{\mathrm{B}}$, VID[11:7] |
| POVID | 11:0 | rw | Port 0 VID <br> The port's Default VID is used if the frame is untagged or if the frame's VID is $0000_{\mathrm{H}}$ or $0001_{\mathrm{H}}$ and Enable Replace VLAN ID function (also see Miscellaneous Configuration Register) is enabled. |

## P1 VID Configuration



ADM6918/X

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| PDVID | $11: 0$ | rw | The Port's Default VID |

All Px_VID registers have the same structure and characteristics, see P1_VID. The offset addresses of the other Px_VID registers are listed in Table 24.

Table 24 Px_VID Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| P2_VID | P2 VID Configuration | $0260_{H}$ |  |
| P3_VID | P3 VID Configuration | $0261_{H}$ |  |
| P4_VID | P4 VID Configuration | $0262_{H}$ |  |
| P5_VID | P5 VID Configuration | $0263_{H}$ |  |
| P6_VID | P6 VID Configuration | $0264_{H}$ |  |
| P7_VID | P7 VID Configuration | $0265_{H}$ |  |
| P8_VID | P8 VID Configuration | $0266_{H}$ |  |
| P9_VID | P9 VID Configuration | $0267_{H}$ |  |
| P10_VID | P10 VID Configuration | $0268_{H}$ |  |
| P11_VID | P11 VID Configuration | $0269_{H}$ |  |
| P12_VID | P12 VID Configuration | $026 A_{H}$ |  |
| P13_VID | P13 VID Configuration | $026 B_{H}$ | $026 C_{H}$ |
| P14_VID | P14 VID Configuration | $026 D_{H}$ |  |
| P15_VID | P15 VID Configuration | $0276_{H}$ |  |
| P24_VID | P24 VID Configuration | $0277_{H}$ |  |
| P25_VID | P25 VID Configuration |  |  |

P0, P1, P2, P3 Bandwidth Control Register

| P0_3_BCR | Offset | Reset Value |
| :--- | ---: | ---: |
| P0, P1, P2, P3 Bandwidth Control Register | $0278_{H}$ | $0000_{H}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P3RPLC | 15 | rw | Port 3 Receive Packet Length Counted on the Source Port <br> $0_{B} \quad$, The switch will add length to the P3 counter, default |
|  |  |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P3MTC | 14:12 | rw | Port 3 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 B , 512k <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P2RPLC | 11 | rw | Port 2 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P2 counter, default |
| P2MTC | 10:8 | rw | Port 2 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }^{\text {B }}$, 256k <br> 011 , 512k <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P1RPLC | 7 | rw | Port 1 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P1 counter, default |
| P1MTC | 6:4 | rw | Port 1 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 B , 512k <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| PORPLC | 3 | rw | Port 0 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P0 counter, default |
| POMTC | 2:0 | rw | Port 0 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 , 512k <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |

## P4, P5, P6, P7 Bandwidth Control Register

ADM6918/X

EEPROM Register Format


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P7RPLC | 15 | rw | Port 7 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P7 counter, default |
| P7MTC | 14:12 | rw | Port 7 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 , 512k <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P6RPLC | 11 | rw | Port 6 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P6 counter, default |
| P6MTC | 10:8 | rw | Port 6 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }^{\text {B }}$, 256k <br> $011_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P5RPLC | 7 | rw | Port 5 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P5 counter, default |
| P5MTC | 6:4 | rw | Port 5 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }_{B}$, 256k <br> 011 ${ }_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P4RPLC | 3 | rw | Port 4 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P4 counter, default |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P4MTC | $2: 0$ | rw | Port 4 Meter Threshold Control |
|  |  |  | $000_{\mathrm{B}}, 64 \mathrm{k}$, default |
|  |  | $001_{\mathrm{B}}, 128 \mathrm{k}$ |  |
|  |  | $010_{\mathrm{B}}, 256 \mathrm{k}$ |  |
|  |  | $011_{\mathrm{B}}, 512 \mathrm{k}$ |  |
|  |  | $10 \mathrm{~B}_{\mathrm{B}}, 1 \mathrm{M}$ |  |
|  |  | $101_{\mathrm{B}}, 4 \mathrm{M}$ |  |
|  |  | $110_{\mathrm{B}}, 10 \mathrm{M}$ |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

P8, P9, P10, P11 Bandwidth Control Register


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P11RPLC | 15 | rw | Port 11 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P11 counter, default |
| P11MTC | 14:12 | rw | Port 11 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 ${ }_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ $101_{\mathrm{B}}, 4 \mathrm{M}$ $110_{\mathrm{B}}, 10 \mathrm{M}$ $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P10RPLC | 11 | rw | Port 10 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P10 counter, default |
| P10MTC | 10:8 | rw | Port 10 Meter Threshold Control 000 B , 64k, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 ${ }_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ $101_{\mathrm{B}}, 4 \mathrm{M}$ $110_{\mathrm{B}}, 10 \mathrm{M}$ $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P9RPLC | 7 | rw | Port 9 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P9 counter, default |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P9MTC | 6:4 | rw | Port 9 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }_{\mathrm{B}}$, 256k <br> $011_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P8RPLC | 3 | rw | Port 8 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P8 counter, default |
| P8MTC | 2:0 | rw | Port 8 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> $011_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |

P12, P13, P14, P15 Bandwidth Control Register

| P12_15_BCR | Offset | Reset Value |
| :--- | ---: | ---: |
| P12, P13, P14, P15 Bandwidth Control | $027 B_{H}$ | $0000_{H}$ |

Register

| 15 | 13 | 11 | 9 | 7 | 5 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P15R } \\ & \text { PLC } \end{aligned}$ | P15MTC | $\begin{aligned} & \text { P14R } \\ & \text { PLC } \end{aligned}$ | P14MTC | $\begin{aligned} & \text { P13R } \\ & \text { PLC } \end{aligned}$ | P13MTC | $\begin{aligned} & \text { P12R } \\ & \text { PLC } \end{aligned}$ | P12MTC |  |
| rw | rw | rw | rw | rw | rw | rw | rw |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P15RPLC | 15 | rw | Port 15 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P15 counter, default |
| P15MTC | 14:12 | rw | Port 15 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default <br> $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }^{\text {B }}, 256 \mathrm{k}$ <br> $011_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P14RPLC | 11 | rw | Port 14 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P14 counter, default |
| P14MTC | 10:8 | rw | Port 14 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> $011_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P13RPLC | 7 | rw | Port 13 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P13 counter, default |
| P13MTC | 6:4 | rw | $\begin{aligned} & \text { Port } 13 \text { Meter Threshold Control } \\ & 000_{B}, 64 \mathrm{k}, \text { default } \\ & 001_{\mathrm{B}}, 128 \mathrm{k} \\ & 010_{\mathrm{B}}, 256 \mathrm{k} \\ & 011_{\mathrm{B}}, 512 \mathrm{k} \\ & 100_{\mathrm{B}}, 1 \mathrm{M} \\ & 101_{\mathrm{B}}, 4 \mathrm{M} \\ & 110_{\mathrm{B}}, 10 \mathrm{M} \\ & 111_{\mathrm{B}}, 20 \mathrm{M} \\ & \hline \end{aligned}$ |
| P12RPLC | 3 | rw | Port 12 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P12 counter, default |
| P12MTC | 2:0 | rw | Port 12 Meter Threshold Control $000_{\mathrm{B}}, 64 \mathrm{k}$, default $001_{\mathrm{B}}, 128 \mathrm{k}$ $010_{\mathrm{B}}, 256 \mathrm{k}$ $011_{\mathrm{B}}, 512 \mathrm{k}$ $100_{\mathrm{B}}, 1 \mathrm{M}$ $101_{\mathrm{B}}, 4 \mathrm{M}$ $110_{\mathrm{B}}, 10 \mathrm{M}$ $111_{\mathrm{B}}, 20 \mathrm{M}$ |

P24, P25 Bandwidth Control Register

| P24_25_BCR |  |  |  |  |  |  |  | Offset |  |  |  |  |  | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| Res |  |  |  |  |  |  |  | $\begin{aligned} & \text { P17R } \\ & \text { PLC } \end{aligned}$ |  | P17MTC |  | $\begin{aligned} & \text { P16R } \\ & \text { PLC } \end{aligned}$ |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P17RPLC | 7 | rw | Port 25 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P25 counter, default |
| P17MTC | 6:4 | rw | Port 25 Meter Threshold Control 000 B , 64k, default $001_{\mathrm{B}}, 128 \mathrm{k}$ <br> 010 ${ }^{\text {B }}, 256 \mathrm{k}$ <br> 011 ${ }_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |
| P16RPLC | 3 | rw | Port 24 Receive Packet Length Counted on the Source Port $0_{B} \quad$, The switch will add length to the P24 counter, default |
| P16MTC | 2:0 | rw | Port 24 Meter Threshold Control 000 B , 64k, default $001_{\mathrm{B}}, 128 \mathrm{k}$ $010_{\mathrm{B}}, 256 \mathrm{k}$ <br> 011 ${ }_{\mathrm{B}}, 512 \mathrm{k}$ <br> $100_{\mathrm{B}}, 1 \mathrm{M}$ <br> $101_{\mathrm{B}}, 4 \mathrm{M}$ <br> $110_{\mathrm{B}}, 10 \mathrm{M}$ <br> $111_{\mathrm{B}}, 20 \mathrm{M}$ |

## Bandwidth Control Enable Register Low

| BCERL | Offset | Reset Value |
| :--- | ---: | ---: |
| Bandwidth Control Enable Register Low | $027 F_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { BCEP } \\ 15 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 14 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 13 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 12 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 11 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 10 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { BCEP } \\ 9 \end{array}$ | $\begin{gathered} \text { BCEP } \\ 8 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 7 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 6 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 5 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 4 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 3 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 2 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 1 \end{gathered}$ | $\begin{gathered} \text { BCEP } \\ 0 \end{gathered}$ |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| BCEP15 | 15 | rw | Bandwidth Control Enable for Port 15 |
| BCEP14 | 14 | rw | Bandwidth Control Enable for Port 14 |
| BCEP13 | 13 | rw | Bandwidth Control Enable for Port 13 |
| BCEP12 | 12 | rw | Bandwidth Control Enable for Port 12 |
| BCEP11 | 11 | rw | Bandwidth Control Enable for Port 11 |
| BCEP10 | 10 | rw | Bandwidth Control Enable for Port 10 |
| BCEP9 | 9 | rw | Bandwidth Control Enable for Port 9 |
| BCEP8 | 8 | rw | Bandwidth Control Enable for Port 8 |

ADM6918/X

EEPROM Register Format

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| BCEP7 | 7 | rw | Bandwidth Control Enable for Port 7 |
| BCEP6 | 6 | rw | Bandwidth Control Enable for Port 6 |
| BCEP5 | 5 | rw | Bandwidth Control Enable for Port 5 |
| BCEP4 | 4 | rw | Bandwidth Control Enable for Port 4 |
| BCEP3 | 3 | rw | Bandwidth Control Enable for Port 3 |
| BCEP2 | 2 | rw | Bandwidth Control Enable for Port 2 |
| BCEP1 | 1 | rw | Bandwidth Control Enable for Port 1 |
| BCEP0 | 0 | rw | Bandwidth Control Enable for Port 0 <br> $0_{\mathrm{B}} \quad$, Port 0 disables the bandwidth control. <br> $1_{\mathrm{B}} \quad$, Port 0 enables the bandwidth control. |

Bandwidth Control Enable Register High

| BCERH | Offset | Reset Value |
| :--- | :--- | ---: |
| Bandwidth Control Enable Register High | $0280_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\begin{gathered} \text { BCEP } \\ 25 \end{gathered}$ | $\begin{array}{\|c} \text { BCEP } \\ 24 \end{array}$ |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| BCEP25 | 9 | rw | Bandwidth Control Enable for Port 25 |
| BCEP24 | 8 | rw | Bandwidth Control Enable for Port 24 |
| Res | $7: 0$ | rw | Reserved |

Customized PHY Control Group 0


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PHYAC1 | 15:13 | rw | PHY Address of the Command 1 <br> If Bit[2:0] in PHY Customized Enable Register $=010_{\mathrm{B}}$ or $011_{\mathrm{B}}$. $000_{\mathrm{B}}$, The switch will write command 1 into Port 0 (PHY Address = 32'h8). <br> $001_{\mathrm{B}}$, The switch will write command 1 into Port 1 (PHY Address $=$ 32 'h9). <br> $010_{\mathrm{B}}$, The switch will write command 1 into Port 2 (PHY Address $=$ 32 'ha). <br> $011_{\mathrm{B}}$, The switch will write command 1 into Port 3 (PHY Address $=$ 32 'hb). <br> $100_{\mathrm{B}}$, The switch will write command 1 into Port 4 (PHY Address $=$ 32 'hc). <br> $101_{\text {B }}$, The switch will write command 1 into Port 5 (PHY Address $=$ 32 'hd). <br> $110_{\mathrm{B}}$, The switch will write command 1 into Port 6 (PHY Address = 32 'he). <br> $111_{\mathrm{B}}$, The switch will write command 1 into Port 7 (PHY Address = 32 'hf). |
| RAC1 | 12:8 | rw | Register Address of the Command 1 |
| PHYAC0 | 7:5 | rw | PHY Address of the Command 0 <br> If Bit[2:0] in PHY Customized Enable Register $=001_{\mathrm{B}}$ or $011_{\mathrm{B}}$. $000_{\mathrm{B}}$, The switch will write command 0 into Port 0 (PHY Address $=$ 32'h8). <br> $001_{\mathrm{B}}$, The switch will write command 0 into Port 1 (PHY Address $=$ 32'h9). <br> $010_{\mathrm{B}}$, The switch will write command 0 into Port 2 (PHY Address $=$ 32 'ha). <br> $011_{\mathrm{B}}$, The switch will write command 0 into Port 3 (PHY Address $=$ 32'hb). <br> $100_{\mathrm{B}}$, The switch will write command 0 into Port 4 (PHY Address $=$ 32 'hc). <br> $101_{\mathrm{B}}$, The switch will write command 0 into Port 5 (PHY Address $=$ 32'hd). <br> $110_{\mathrm{B}}$, The switch will write command 0 into Port 6 (PHY Address $=$ 32'he). <br> $111_{\mathrm{B}}$, The switch will write command 0 into Port 7 (PHY Address $=$ 32 'hf). |
| RAC0 | 4:0 | rw | Register Address of the Command 0 |

Note: The ADM6918/X supports eight additional commands for the customer to configure the PHY attached. Four groups are defined and each group shares two commands. Group 0 contains P0, P1, P2, P3, P4, P5, P6 and P7. Group 1 contains P8, P9, P10, P11, P12, P13, P14 and P15. Group 2 contains P16, P17, P18, P19, $P 20, P 21, P 22$ and $P 23$. Group 3 contains $P 24$ and $P 25$. 3 bits enable register is associated with each group. Each command is associated with a PHY address, a register address, and data for writing.

## Customized PHY Control Group 1

## CPHYCG1

## Offset

Reset Value
Customized PHY Control Group 1
028C $_{H}$
$\mathbf{0 0 0 0}_{\mathrm{H}}$

| $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PHYAC3 |  |  |  | RAC |  |  |  | PHYA |  |  |  | RAC |  |  |

rw rw
rw
rw

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PHYAC3 | 15:13 | rw | PHY Address of the Command 3 <br> Bit[5:3] in PHY Customized Enable Register $=010_{\mathrm{B}}$ or $011_{\mathrm{B}}$. <br> $000_{\mathrm{B}}$, The switch will write command 3 into Port 8 (PHY Address = 32'h10). <br> $001_{\mathrm{B}}$, The switch will write command 3 into Port 9 (PHY Address $=$ 32'h11). <br> $010_{\mathrm{B}}$, The switch will write command 3 into Port 10 (PHY Address $=$ 32'h12). <br> $011_{\mathrm{B}}$, The switch will write command 3 into Port 11 (PHY Address = 32'h13). <br> $100_{\mathrm{B}}$, The switch will write command 3 into Port 12 (PHY Address = 32'h14). <br> $101_{\mathrm{B}}$, The switch will write command 3 into Port 13 (PHY Address = 32'h15). <br> $110_{\mathrm{B}}$, The switch will write command 3 into Port 14 (PHY Address = 32'h16). <br> $111_{\mathrm{B}}$, The switch will write command 3 into Port 15 (PHY Address = 32'h17). |
| RAC3 | 12:8 | rw | Register Address of the Command 3 |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PHYAC2 | 7:5 | rw | PHY Address of the Command 2 <br> Bit[5:3] in PHY Customized Enable Register $=001_{\mathrm{B}}$ or $011_{\mathrm{B}}$. <br> $000_{\mathrm{B}}$, The switch will write command 2 into Port 8 (PHY Address $=$ 32'h10). <br> $001_{\mathrm{B}}$, The switch will write command 2 into Port 9 (PHY Address $=$ 32'h11). <br> $010_{\mathrm{B}}$, The switch will write command 2 into Port 10 (PHY Address $=$ 32'h12). <br> $011_{\mathrm{B}}$, The switch will write command 2 into Port 11 (PHY Address = 32'h13). <br> $100_{\mathrm{B}}$, The switch will write command 2 into Port 12 (PHY Address $=$ 32'h14). <br> $101_{\mathrm{B}}$, The switch will write command 2 into Port 13 (PHY Address = 32'h15). <br> $110_{\mathrm{B}}$, The switch will write command 2 into Port 14 (PHY Address = 32'h16). <br> $111_{\mathrm{B}}$, The switch will write command 2 into Port 15 (PHY Address $=$ 32'h17). |
| RAC2 | 4:0 | rw | Register Address of the Command 2 |

## Customized PHY Control Group 2

## CPHYCG2 <br> Offset <br> Reset Value <br> Customized PHY Control Group 2 <br> 028D ${ }_{H}$ <br> $\mathbf{0 0 0 0}_{\mathrm{H}}$

| 15,14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | rw | Reserved <br> Default $0000_{\mathrm{H}}$ |

## Customized PHY Control Group 3

## CPHYCG3

## Customized PHY Control Group 3

## Offset

Reset Value
$028 \mathrm{E}_{\mathrm{H}}$
$0000_{\mathrm{H}}$

| $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | $\underset{\text { PH }}{\substack{\text { PHY }}}$ |  |  | RAC |  |  | Re |  | $\begin{array}{\|c} \text { PHYA } \\ \text { C6 } \end{array}$ |  |  | RAC |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PHYAC7 | 13 | rw | PHY Address of the Command 7 <br> Bit[11:9] in PHY Customized Enable Register $=010_{\mathrm{B}}$ or $011_{\mathrm{B}}$. <br> $0_{B} \quad$, The switch will write command 7 into Port 24 (PHY Address = 32'h6). <br> $1_{B} \quad$, The switch will write command 7 into Port 25 (PHY Address $=$ 32'h7). |
| RAC7 | 12:8 | rw | Register Address of the Command 7 |
| PHYAC6 | 5 | rw | PHY Address of the Command 6 <br> Bit[11:9] in PHY Customized Enable Register $=001_{\mathrm{B}}$ or $011_{\mathrm{B}}$. <br> $0_{B} \quad$, The switch will write command 6 into Port 24 (PHY Address = 32'h6). <br> $1_{\mathrm{B}}$, The switch will write command 6 into Port 25 (PHY Address = 32'h7). |
| RAC6 | 4:0 | rw | Register Address of the Command 6 |

Group 0 PHY Customized DATA 0


Group 0 PHY Customized DATA 1


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| DC1 | $15: 0$ | rw | Data for Command 1 |

ADM6918/X

## Group 1 PHY Customized DATA 0



Group 1 PHY Customized DATA 1

| G1PHYCD1 | Offset | Reset Value |
| :--- | ---: | ---: |
| Group 1 PHY Customized DATA 1 | $0292_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ |


| 15,14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| DC3 | $15: 0$ | rw | Data for Command 3 |

Group 2 PHY Customized DATA 0


ADM6918/X

## Group 2 PHY Customized DATA 1



Group 3 PHY Customized DATA 0

| G3PHYCDO | Offset | Reset Value |
| :--- | :--- | ---: |
| Group 3 PHY Customized DATA 0 | $0295_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ |


| 15,14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| DC6 | $15: 0$ | rw | Data for Command 6 |

Group 3 PHY Customized DATA 1



| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| CEG3 | 11:9 | rw | PHY Customized Enable For Group 3 <br> $000_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 3. <br> $001_{\text {B }}$, Write command 6 into related port specified by the Customized <br> PHY Control Group 3. <br> $010_{\mathrm{B}}$, Write command 7 into related port specified by the Customized <br> PHY Control Group 3. <br> $100_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 3. <br> $101_{\mathrm{B}}$, Write command 6 into all PHYs in Group 3. <br> $110_{\mathrm{B}}$, Write command 7 into all PHYs in Group 3. <br> $111_{\mathrm{B}}$, Write command 6 and command 7 into all PHYs in Group 3. |
| CEG2 | 8:6 | rw | PHY Customized Enable For Group 2 <br> $000_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 2. <br> $001_{\mathrm{B}}$, Write command 4 into related port specified by the Customized <br> PHY Control Group 2. <br> $010_{\mathrm{B}}$, Write command 5 into related port specified by the Customized <br> PHY Control Group 2. <br> $100_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 2. <br> $101_{\mathrm{B}}$, Write command 4 into all PHYs in Group 2. <br> $110_{\mathrm{B}}$, Write command 5 into all PHYs in Group 2. <br> $111_{\mathrm{B}}$, Write command 5 and command 5 into all PHYs in Group 2. |
| CEG1 | 5:3 | rw | PHY Customized Enable For Group 1 <br> $000_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 1. <br> $001_{\mathrm{B}}$, Write command 2 into related port specified by the Customized <br> PHY Control Group 1. <br> $010_{\mathrm{B}}$, Write command 3 into related port specified by the Customized <br> PHY Control Group 1. <br> $100_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 1. <br> $101_{\mathrm{B}}$, Write command 2 into all PHYs in Group 1. <br> $110_{\mathrm{B}}$, Write command 3 into all PHYs in Group 1. <br> $111_{\mathrm{B}}$, Write command 2 and command 3 into all PHYs in Group 1. |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| CEG0 | 2:0 | rw | PHY Customized Enable For Group 0 <br> $000_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 0. <br> $001_{\mathrm{B}}$, Write command 0 into related port specified by the Customized <br> PHY Control Group 0. <br> $010_{\mathrm{B}}$, Write command 1 into related port specified by the Customized <br> PHY Control Group 0. <br> $100_{\mathrm{B}}$, Disable writing additional commands into any PHYs in Group 0. <br> $101_{\mathrm{B}}$, Write command 0 into all PHYs in Group 0. <br> $110_{\mathrm{B}}$, Write command 1 into all PHYs in Group 0. <br> $111_{\mathrm{B}}$, Write command 0 and command 1 into all PHYs in Group 0. |

PPPOE Control Register 0


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| EP15TP | 15 | rw | Enable Port 15 to Transmit PPPoE Packet Only |
| EP14TP | 14 | rw | Enable Port 14 to Transmit PPPoE Packet Only |
| EP13TP | 13 | rw | Enable Port 13 to Transmit PPPoE Packet Only |
| EP12TP | 12 | rw | Enable Port 12 to Transmit PPPoE Packet Only |
| EP11TP | 11 | rw | Enable Port 11 to Transmit PPPoE Packet Only |
| EP10TP | 10 | rw | Enable Port 10 to Transmit PPPoE Packet Only |
| EP9TP | 9 | rw | Enable Port 9 to Transmit PPPoE Packet Only |
| EP8TP | 8 | rw | Enable Port 8 to Transmit PPPoE Packet Only |
| EP7TP | 7 | rw | Enable Port 7 to Transmit PPPoE Packet Only |
| EP6TP | 6 | rw | Enable Port 6 to Transmit PPPoE Packet Only |
| EP5TP | 5 | rw | Enable Port 5 to Transmit PPPoE Packet Only |
| EP4TP | 4 | rw | Enable Port 4 to Transmit PPPoE Packet Only |
| EP3TP | 3 | rw | Enable Port 3 to Transmit PPPoE Packet Only |
| EP2TP | 2 | rw | Enable Port 2 to Transmit PPPoE Packet Only |
| EP1TP | 1 | rw | Enable Port 1 to Transmit PPPoE Packet Only |
| EPOTP | 0 | rw | Enable Port 0 to Transmit PPPoE Packet Only <br> The ADM6918/X will recognize packets with length-type $=8863_{\mathrm{H}}$ or $8864_{\mathrm{H}}$ as the PPPOE packets. <br> $0_{B} \quad$, The port 0 is not configured to transmit PPPOE packets only. <br> $1_{B} \quad$, The port 0 is configured to transmit PPPOE packets only. |

ADM6918/X

## PPPOE Control Register 1

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { alue } \\ & 000_{\mathrm{H}} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | Res |  |  | EMPC | $\begin{aligned} & \text { EP25 } \\ & \text { TP } \end{aligned}$ | $\begin{gathered} \text { EP24 } \\ \text { TP } \end{gathered}$ |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| EMPC | 10 | rw | Enable Management Packet Cross PPPOE PORT Function <br> $0_{B} \quad$, Management packets could not be transmitted by the PPPOE <br> port. |
| EP25TP | 9 | rw | Enable Port 25 to Transmit PPPoE Packet Only |
| EP24TP | 8 | rw | Enable Port 24 to Transmit PPPoE Packet Only |
| Res | $7: 0$ | rw | Reserved |

PHY Control Register 0

| PHYCR0 | Offset | Reset Value |
| :--- | :--- | ---: |
| PHY Control Register 0 | $029 A_{H}$ | $0000_{H}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { PHY1 } \\ 5 \end{gathered}$ | $\underset{4}{\text { PHY1 }}$ | $\begin{gathered} \text { PHY1 } \\ 3 \end{gathered}$ | $\begin{gathered} \text { PHY1 } \\ 2 \end{gathered}$ | $\begin{gathered} \text { PHY1 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { PHY1 } \\ 0 \end{gathered}$ | PHY9 | PHY8 | PHY7 | PHY6 | PHY5 | PHY4 | PHY3 | PHY2 | PHY1 | PHYO |
| w | r | w | W | w | rw | rw | rw | rw | rw | r | rw |  |  |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PHY15 | 15 | rw | PHY Port 15 <br> $0_{B} \quad$, PHY acts as the slave. <br> $1_{B} \quad$ PHY attached to port 15 acts as the master. |
| PHY14 | 14 | rw | PHY Port 14 <br> $0_{B} \quad$, PHY acts as the slave. <br> $1_{B} \quad$, PHY attached to port 14 acts as the master. |
| PHY13 | 13 | rw | PHY Port 13 <br> $\mathrm{O}_{\mathrm{B}} \quad$, PHY acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 13 acts as the master. |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PHY12 | 12 | rw | PHY Port 12 ```\(\mathrm{O}_{\mathrm{B}} \quad, \mathrm{PHY}\) acts as the slave. \(1_{\mathrm{B}} \quad\), PHY attached to port 12 acts as the master.``` |
| PHY11 | 11 | rw | PHY Port 11 <br> $\mathrm{O}_{\mathrm{B}} \quad, \mathrm{PHY}$ acts as the slave. <br> $1_{\mathrm{B}} \quad, \mathrm{PHY}$ attached to port 11 acts as the master. |
| PHY10 | 10 | rw | PHY Port 10 <br> $0_{B} \quad, \mathrm{PHY}$ acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 10 acts as the master. |
| PHY9 | 9 | rw | PHY Port 9 <br> $\mathrm{O}_{\mathrm{B}} \quad, \mathrm{PHY}$ acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 9 acts as the master. |
| PHY8 | 8 | rw | PHY Port 8 <br> $\mathrm{O}_{\mathrm{B}} \quad, \mathrm{PHY}$ acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 8 acts as the master. |
| PHY7 | 7 | rw | PHY Port 7 <br> $0_{B} \quad, \mathrm{PHY}$ acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 7 acts as the master. |
| PHY6 | 6 | rw | PHY Port 6 <br> $\mathrm{O}_{\mathrm{B}} \quad, \mathrm{PHY}$ acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 6 acts as the master. |
| PHY5 | 5 | rw | PHY Port 5 <br> $\mathrm{O}_{\mathrm{B}} \quad$, PHY acts as the slave. <br> $1_{B} \quad$, PHY attached to port 5 acts as the master. |
| PHY4 | 4 | rw | PHY Port 4 <br> $\mathrm{O}_{\mathrm{B}} \quad$, PHY acts as the slave. <br> $1_{B} \quad$, PHY attached to port 4 acts as the master. |
| PHY3 | 3 | rw | PHY Port 3 ```\(\mathrm{O}_{\mathrm{B}} \quad, \mathrm{PHY}\) acts as the slave. \(1_{B} \quad\), PHY attached to port 3 acts as the master.``` |
| PHY2 | 2 | rw | PHY Port 2 $\begin{array}{ll} 0_{B} & , \text { PHY acts as the slave. } \\ 1_{B} & , \text { PHY attached to port } 2 \text { acts as the master. } \end{array}$ |
| PHY1 | 1 | rw | PHY Port 1 <br> $\mathrm{O}_{\mathrm{B}} \quad$, PHY acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 1 acts as the master. |
| PHYO | 0 | rw | $\left.\begin{array}{ll}\text { PHY Port } 0 \\ 0_{B} \quad & \text {, PHY acts as the slave. The switch will use the setting in the } \\ \text { eeprom register to manage PHY attached. }\end{array}\right\}$, PHY attached to port 0 acts as the master. That is the switch will <br> not configure the PHY attached and it will only poll the PHY to know <br> the state that PHY operates. |

## PHY Control Register 1

ADM6918/X

EEPROM Register Format

| PHYC |  |  |  |  |  |  | Off |  |  |  |  |  |  | es | alue |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PHY | tro | egis |  |  |  |  | 02 |  |  |  |  |  |  |  | 00\% |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  | $\begin{gathered} \text { PHY2 } \\ 5 \end{gathered}$ | $\underset{4}{\text { PHY2 }}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | rw | rw |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| PHY25 | 9 | rw | PHY Port 25 <br> $0_{\mathrm{B}} \quad$, PHY acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 25 acts as the master. |
| PHY24 | 8 | rw | PHY Port 24 <br> $0_{\mathrm{B}} \quad$, PHY acts as the slave. <br> $1_{\mathrm{B}} \quad$, PHY attached to port 24 acts as the master. |
| Res | $7: 0$ | rw | Reserved |

Disable MDIO Active Register 0

| DMDIOAR0 | Offset | Reset Value |
| :--- | ---: | ---: |
| Disable MDIO Active Register 0 | $029 C_{H}$ | $0000_{H}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P15B <br> MFE | P14B <br> MFE | P13B MFE | $\begin{aligned} & \text { P12B } \\ & \text { MFE } \end{aligned}$ | P11B <br> MFE | P10B MFE | $\begin{gathered} \text { P9BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P8BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P7BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P6BM } \\ \text { FE } \end{gathered}$ | $\begin{array}{\|c} \hline \text { P5BM } \\ \text { FE } \end{array}$ | $\begin{gathered} \text { P4BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P3BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P2BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P1BM } \\ \text { FE } \end{gathered}$ | $\begin{gathered} \text { P0BM } \\ \text { FE } \end{gathered}$ |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P15BMFE | 15 | rw | Port 15 Bypass MDIO Function Enable |
| P14BMFE | 14 | rw | Port 14 Bypass MDIO Function Enable |
| P13BMFE | 13 | rw | Port 13 Bypass MDIO Function Enable |
| P12BMFE | 12 | rw | Port 12 Bypass MDIO Function Enable |
| P11BMFE | 11 | rw | Port 11 Bypass MDIO Function Enable |
| P10BMFE | 10 | rw | Port 10 Bypass MDIO Function Enable |
| P9BMFE | 9 | rw | Port 9 Bypass MDIO Function Enable |
| P8BMFE | 8 | rw | Port 8 Bypass MDIO Function Enable |
| P7BMFE | 7 | rw | Port 7 Bypass MDIO Function Enable |
| P6BMFE | 6 | rw | Port 6 Bypass MDIO Function Enable |
| P5BMFE | 5 | rw | Port 5 Bypass MDIO Function Enable |
| P4BMFE | 4 | rw | Port 4 Bypass MDIO Function Enable |
| P3BMFE | 3 | rw | Port 3 Bypass MDIO Function Enable |

ADM6918/X

EEPROM Register Format

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P2BMFE | 2 | rw | Port 2 Bypass MDIO Function Enable |
| P1BMFE | 1 | rw | Port 1 Bypass MDIO Function Enable |
| POBMFE | 0 | rw | Port 0 Bypass MDIO Function Enable <br> $0_{B} \quad$, Bypass MDIO Disable. The status is dominated by the MDC/MDIO function except the linkup status, which may be disabled, by the port disable function or the spanning protocol. <br> $1_{B} \quad$, Bypass MDIO Enable. The effect by the function is as follows: <br> Link Status: Port 0 is forced to link up unless the port is disabled or the spanning tree is in disabled state. <br> Speed Status: Port 0 is configured to Bit [6] in the Port Configuration Register. <br> Duplex Status: Port 0 is configured to Bit [7] in the Port Configuration Register. <br> Pause Status: Port 0 is configured to Bit [4] in the Port Configuration Register. <br> Back Pressure Status: Port 0 is configured to Bit[15] in the Port Configuration Register. |

Disable MDIO Active Register 1


## Port Disable Register 0



ADM6918/X

EEPROM Register Format

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P15DRT | 15 | rw | Port 15 Disable Receive and Transmit |
| P14DRT | 14 | rw | Port 14 Disable Receive and Transmit |
| P13DRT | 13 | rw | Port 13 Disable Receive and Transmit |
| P12DRT | 12 | rw | Port 12 Disable Receive and Transmit |
| P11DRT | 11 | rw | Port 11 Disable Receive and Transmit |
| P10DRT | 10 | rw | Port 10 Disable Receive and Transmit |
| P9DRT | 9 | rw | Port 9 Disable Receive and Transmit |
| P8DRT | 8 | rw | Port 8 Disable Receive and Transmit |
| P7DRT | 7 | rw | Port 7 Disable Receive and Transmit |
| P6DRT | 6 | rw | Port 6 Disable Receive and Transmit |
| P5DRT | 5 | rw | Port 5 Disable Receive and Transmit |
| P4DRT | 4 | rw | Port 4 Disable Receive and Transmit |
| P3DRT | 3 | rw | Port 3 Disable Receive and Transmit |
| P2DRT | 2 | rw | Port 2 Disable Receive and Transmit |
| P1DRT | 1 | rw | Port 1 Disable Receive and Transmit |
| P0DRT | 0 | rw | Port 0 Disable Receive and Transmit <br> $0_{B} \quad$, The port acts as the normal mode. <br> $1_{B} \quad$ The port will not receive or transmit packets. Learning is disabled |
|  |  |  | in the disabled port. |

## Port Disable Register 1

| PDR1 <br> Port | able |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { alue } \\ & 000_{\mathrm{H}} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  | $\begin{aligned} & \text { P25D } \\ & \text { RT } \end{aligned}$ | $\begin{aligned} & \text { P24D } \\ & \text { RT } \end{aligned}$ |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25DRT | 9 | rw | Port 25 Disable Receive and Transmit |
| P24DRT | 8 | rw | Port 24 Disable Receive and Transmit |
| Res | $7: 0$ | rw | Reserved |

IGMP Snooping Control Register 0

Offset
Reset Value
02A0 ${ }_{H}$
$0000_{H}$

ADM6918/X

EEPROM Register Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P15E } \\ & \text { ISF } \end{aligned}$ | $\begin{aligned} & \text { P14E } \\ & \text { ISF } \end{aligned}$ | $\begin{aligned} & \text { P13E } \\ & \text { ISF } \end{aligned}$ | $\begin{aligned} & \text { P12E } \\ & \text { ISF } \end{aligned}$ | $\begin{aligned} & \text { P11E } \\ & \text { ISF } \end{aligned}$ | $\begin{gathered} \text { P10E } \\ \text { ISF } \end{gathered}$ | $\begin{gathered} \text { P9EI } \\ \text { SF } \end{gathered}$ | P8EI SF | P7EI SF | P6EI SF | $\begin{aligned} & \text { P5EI } \\ & \text { SF } \end{aligned}$ | P4EI SF | $\begin{aligned} & \text { P3EI } \\ & \text { SF } \end{aligned}$ | $\begin{gathered} \text { P2EI } \\ \text { SF } \end{gathered}$ | P1EI SF | $\begin{gathered} \text { POEI } \\ \text { SF } \end{gathered}$ |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P15EISF | 15 | rw | Port 15 Enable IGMP Snooping Function |
| P14EISF | 14 | rw | Port 14 Enable IGMP Snooping Function |
| P13EISF | 13 | rw | Port 13 Enable IGMP Snooping Function |
| P12EISF | 12 | rw | Port 12 Enable IGMP Snooping Function |
| P11EISF | 11 | rw | Port 11 Enable IGMP Snooping Function |
| P10EISF | 10 | rw | Port 10 Enable IGMP Snooping Function |
| P9EISF | 9 | rw | Port 9 Enable IGMP Snooping Function |
| P8EISF | 8 | rw | Port 8 Enable IGMP Snooping Function |
| P7EISF | 7 | rw | Port 7 Enable IGMP Snooping Function |
| P6EISF | 6 | rw | Port 6 Enable IGMP Snooping Function |
| P5EISF | 5 | rw | Port 5 Enable IGMP Snooping Function |
| P4EISF | 4 | rw | Port 4 Enable IGMP Snooping Function |
| P3EISF | 3 | rw | Port 3 Enable IGMP Snooping Function |
| P2EISF | 2 | rw | Port 2 Enable IGMP Snooping Function |
| P1EISF | 1 | rw | Port 1 Enable IGMP Snooping Function |
| POEISF | 0 | rw | Port 0 Enable IGMP Snooping Function <br> The packets with the header (DA = 01005exxxxxx, Length_Type = 0800, IP version $=4$, and Protocol type $=2$ ) will be recognized as the IGMP packets, and the switch will forward it to the CPU port. <br> $0_{B} \quad$, The port 0 is not configured to enable IGMP Snooping Function. And the IGMP packets will be handled as the normal multicast packets. <br> $1_{B} \quad$, The port 0 is configured to enable IGMP Snooping Function. |

IGMP Snooping Control Register 1
IGMPSCR1
IGMP Snooping Control Register 1

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| MCR | $11: 10$ | rw | Multicast Control Register <br> Packets with the following conditions will follow the Multicast Control <br> Register to handle packets. <br> Conditions: <br> Destination address is not found in the address table. <br> AND Destination address is a multicast address. <br> AND Destination address is not all 1'b1. <br> AND Destination address is not a reserved address(0180c2000~~). <br> OR IGMP packets received by the port which disables the IGMP function. <br> Multicast Control, Action $^{00_{\mathrm{B}} \quad, \text { Forward to all ports within the same forwarding group except the }}$ |
|  |  |  | self port. <br> $01_{\mathrm{B}} \quad$, Send to the CPU port. <br> $10_{\mathrm{B}} \quad$, Discard. <br> $11_{\mathrm{B}} \quad$, Reserved. |
| P25EISF | 9 | rw | Port 25 Enable IGMP Snooping Function |

## CPU Control Register



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| DCPUPL | 13 | rw | Disable CPU Port Learning Function |
|  |  |  | $0_{B} \quad$, The packets received from the CPU port will be learned. |
|  |  | $1_{B} \quad$, The packets received from the CPU port will not be learned. |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| LG | 12:11 | rw | Learning Group <br> ADM6918/X has an ability to learn packets according their forwarding groups. The ADM6918/X could be divided into 32 learning groups. We use L0, L1, $\ldots$ and L31 to call each learning group. <br> $0 x_{B} \quad$, Normal mode, learning with SA only. <br> $10_{B}$, MAC Clone mode, learning with SA and VID[0]. When packets are received and could be learned, they are learned divided into two Groups. Even forwarding groups are learned into LO and odd forwarding groups are learned into L1. <br> $11_{B}$, Learning with SA and VID[4:0]. When packets are received and could be learned, they are learned according to their forwarding group. That is packets belonging to F0 is learned into LO, packets belonging to F 1 is learned into $\mathrm{L} 1, \ldots$ and packets belonging to F31 is leaned into L31. |
| Res | 10:8 | rw | Reserved |
| El | 7 | rw | Enable Insert <br> Enable insert 4-byte special tag when Pause happens and Bit[6] is enabled. <br> $0_{B} \quad$, ADM6918/X will add 4-byte special TAG when pause happens. <br> $1_{B} \quad$, ADM6918/X will add 4-byte special TAG when pause happens. |
| ET | 6 | rw | $$ |
| ER | 5 | rw | Enable Receive <br> Enable receive 8-byte special tag from the CPU port to support IGMP snooping, spanning tree or the security function. <br> $0_{B} \quad$, CPU will transmit packets as the normal state. <br> $1_{B} \quad$, CPU will transmit packets with additional 8-byte special TAG and the ADM6918/X will remove this special TAG, use information contained to forward packets and recalculate CRC value when this packet is re-transmitted. |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| CPUPN | 4:0 | rw | CPU Port Number <br> The ADM6918/X allows any port to be configured to be the CPU port. The default CPU port is port 31 . That is CPU port is not present. <br> $00000_{B} \quad, C P U$ port is configured to port 0 . <br> $00001_{\mathrm{B}} \quad, \mathrm{CPU}$ port is configured to port 1. <br> $00010_{\mathrm{B}} \quad$, CPU port is configured to port 2. <br> $00011_{\mathrm{B}} \quad, \mathrm{CPU}$ port is configured to port 3. <br> $00100_{\mathrm{B}} \quad$, CPU port is configured to port 4. <br> $00101_{\mathrm{B}} \quad$, CPU port is configured to port 5 . <br> $00110_{\mathrm{B}} \quad$, CPU port is configured to port 6. <br> $00111_{\mathrm{B}} \quad$, CPU port is configured to port 7 . <br> $01000_{\mathrm{B}} \quad$, CPU port is configured to port 8. <br> $01001_{\mathrm{B}} \quad$, CPU port is configured to port 9 . <br> $01010_{B} \quad$, CPU port is configured to port 10. <br> $01011_{B} \quad$, CPU port is configured to port 11. <br> $01100_{B} \quad$, CPU port is configured to port 12. <br> $01101_{B} \quad$, CPU port is configured to port 13. <br> $01110_{B}$, CPU port is configured to port 14. <br> $01111_{B} \quad$, CPU port is configured to port 15. <br> $10000_{B} \quad$, CPU port is configured to port 16. <br> $10001_{\mathrm{B}} \quad$, CPU port is configured to port 17. <br> $10010_{\mathrm{B}} \quad$, CPU port is configured to port 18. <br> $10011_{\mathrm{B}} \quad$, CPU port is configured to port 19. <br> $10100_{B} \quad$, CPU port is configured to port 20. <br> $10101_{\mathrm{B}} \quad$, CPU port is configured to port 21. <br> $10110_{\mathrm{B}} \quad$, CPU port is configured to port 22. <br> $10111_{\mathrm{B}}$, CPU port is configured to port 23. <br> $11000_{\mathrm{B}} \quad$, CPU port is configured to port 24. <br> $11001_{B} \quad$, CPU port is configured to port 25. |

Special MAC Forward Control Register 0

| SMACFCRO | Offset | Reset Value |
| :--- | ---: | ---: |
| Special MAC Forward Control Register 0 | $02 A 3_{H}$ | $0004_{H}$ |


| 15 14 |
| :---: |
| F15_14 |
| rw |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| F15_14 | $15: 14$ | rw | Forwarding 15_14 <br> The forwarding option for destination address $=0180 c 2000023$ <br> $\sim 0180 c 20000 \mathrm{ff}$ |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| F13_12 | $13: 12$ | rw | Forwarding 13_12 <br> The forwarding option for destination address $=0180 c 2000020$ <br> $\sim 0180 c 2000022$ (GMRP, GVRP, GARP) |
| F11_10 | $11: 10$ | rw | Forwarding 11_10 <br> The forwarding option for destination address $=0180 c 2000010$ <br> $\sim 0180 c 200001 f$ |
| F9_8 | $9: 8$ | rw | Forwarding 9_8 <br> The forwarding option for destination address $=0180 c 2000004$ <br> $\sim 0180 c 200000 f$ |
| F7_6 | $7: 6$ | rw | Forwarding 7_6 <br> The forwarding option for destination address $=0180 c 2000003$ (802.1x <br> PAE address) |
| F5_4 | $5: 4$ | rw | Forwarding 5_4 <br> The forwarding option for destination address $=48$ 'h0180c2000002 <br> (Slow Protocol) |
| F3_2 | $3: 2$ | rw | Forwarding 3_2 <br> The forwarding option for destination address $=0180 c 2000001$ <br> (Reserved for Pause address), MAC control field $=8808$, OP Code ! $=$ <br> 0001 |
| F1_0 | $1: 0$ | rw | Forwarding 1_0 <br> The forwarding option for destination address $=$ 48'h0180c2000000 <br> (BPDU) |

## Notes

1. The options are defined here: $00_{B}=$ The switch will forward the packets as the normal mode. That is for reserved addresses existed in the learning table (because reserved address is multicast address, it could only be created through the CPU help if it really exists in the learning table). We will use "output port field" as the index to lookup the multicast table. At last, the looked output port map (may be modified by the forwarding process) is used as the output ports to forward packets. For reserved addresses, which don't exist in the learning table, it will be broadcast to the forwarding group except the receiving port. $01_{B}=$ The switch will discard the packets. $10_{B}=$ The switch will forward the packets to the CPU port. If the packet is received from the CPU port, the packet will be forwarded as the normal mode. $11_{B}=$ The switch will forward the packet to CPU port. If this packet is received from CPU Port, this packet will be discard.
2. The forwarding options stated above will be of no effect for the CPU port when users enable the "Special Tag Function" and its output vector field is valid.

## Special MAC Forward Control Register 1

SMACFCR1
Special MAC Forward Control Register 1

ADM6918/X

EEPROM Register Format

| 15,14 | 13,12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F15_14 | F13_12 | F11_10 | F9_8 | F7_6 | F5_4 | Res | F1_0 |  |  |  |  |  |
| rw | rw | rw |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| F15_14 | 15:14 | rw | Forwarding 15_14 <br> The forwarding option for destination address $=0180 c 2000023$ ~0180c20000ff |
| F13_12 | 13:12 | rw | Forwarding 13_12 <br> The forwarding option for destination address $=0180 \mathrm{c} 2000020$ ~0180c2000022 (GMRP, GVRP, GARP) |
| F11_10 | 11:10 | rw | Forwarding 11_10 <br> The forwarding option for destination address $=0180 c 2000010$ ~0180c200001f |
| F9_8 | 9:8 | rw | Forwarding 9_8 <br> The forwarding option for destination address $=0180 c 2000004$ ~0180c200000f |
| F7_6 | 7:6 | rw | Forwarding 7_6 <br> The forwarding option for destination address $=0180 \mathrm{c} 2000003$ (802.1x PAE address) |
| F5_4 | 5:4 | rw | Forwarding 5_4 <br> The forwarding option for destination address $=48$ 'h0180c2000002 (Slow Protocol) |
| Res | 3:2 | rw | Reserved |
| F1_0 | 1:0 | rw | Forwarding 1_0 <br> The forwarding option for destination address $=48$ 'h0180c2000000 (BPDU) |

Note: The ADM6918/X will divide packets into management or unmanagement packets. Management packets will not be dropped even if the buffer is full for no flow control environment. Only management packets will be forwarded or received in Blocking-N-Listening or the Learning state.
The options are defined here: $00_{B}=$ The packets will not be classified as the management packets and it will be treated as the normal packet. $01_{B}=$ The packets will be classified as the management packets and it will be transmitted no modified. $10_{B}=$ The packets will be classified as the management packets and it will be transmitted without tag. $11_{B}=$ The packets will be classified as the management packets and it will be transmitted with tag or without tag as the system configuration.

## Special MAC Forward Control Register 2

## SMACFCR2 <br> Special MAC Forward Control Register 2

Offset
02A5 ${ }_{H}$

Reset Value
$\mathbf{0 0 0 0}_{\mathrm{H}}$

ADM6918/X

EEPROM Register Format


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| F7 | 7 | rw | Forwarding 7 <br> The forwarding option for destination address $=0180 c 2000023$ ~0180c20000ff |
| F6 | 6 | rw | Forwarding 6 <br> The forwarding option for destination address $=0180 \mathrm{c} 2000020$ ~0180c2000022 (GMRP, GVRP, GARP) |
| F5 | 5 | rw | Forwarding 5 <br> The forwarding option for destination address $=0180 \mathrm{c} 2000010$ ~0180c200001f |
| F4 | 4 | rw | Forwarding 4 <br> The forwarding option for destination address $=0180 c 2000004$ ~0180c200000f |
| F3 | 3 | rw | Forwarding 3 <br> The forwarding option for destination address $=0180 \mathrm{c} 2000003(802.1 \mathrm{x}$ PAE address) |
| F2 | 2 | rw | Forwarding 2 <br> The forwarding option for destination address $=48$ 'h0180c20000002 (Slow Protocol) |
| Res | 1 | rw | Reserved |
| F0 | 0 | rw | Forwarding 0 <br> The forwarding option for destination address $=48$ 'h0180c20000000 (BPDU) |

Note: The options are defined here: $1_{B}=$ The packets will cross forwarding group. $0_{B}=$ The packets will not cross the forwarding packet.

Trunking Enable Register 0
TER0
Trunking Enable Register 0

ADM6918/X

Switch Register Map

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P15TE | 15 | rw | Port 15 Trunking Enable |
| P14TE | 14 | rw | Port 14 Trunking Enable |
| P13TE | 13 | rw | Port 13 Trunking Enable |
| P12TE | 12 | rw | Port 12 Trunking Enable |
| P11TE | 11 | rw | Port 11 Trunking Enable |
| P10TE | 10 | rw | Port 10 Trunking Enable |
| P9TE | 9 | rw | Port 9 Trunking Enable |
| P8TE | 8 | rw | Port 8 Trunking Enable |
| P7TE | 7 | rw | Port 7 Trunking Enable |
| P6TE | 6 | rw | Port 6 Trunking Enable |
| P5TE | 5 | rw | Port 5 Trunking Enable |
| P4TE | 4 | rw | Port 4 Trunking Enable |
| P3TE | 3 | rw | Port 3 Trunking Enable |
| P2TE | 2 | rw | Port 2 Trunking Enable |
| P1TE | 1 | rw | Port 1 Trunking Enable |
| POTE | 0 | rw | Port 0 Trunking Enable <br> The ADM6918/X supports one trunking port. Any port could be assigned to the trunking port. The trunking function is of the effect only the trunking hardware setting $=1$. <br> $0_{B} \quad$, Port 0 is not assigned to a member of the trunking port. <br> $1_{B} \quad$, Port 0 is assigned to a member of the trunking port. |

## Trunking Enable Register 1

| TER1 | Offset | Reset Value |
| :--- | :--- | ---: |
| Trunking Enable Register 1 | $0^{2 A 7}{ }_{H}$ | $0000_{H}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\underset{E}{\text { P25T }}$ | $\underset{E}{\text { P24T }}$ |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25TE | 9 | rw | Port 25 Trunking Enable |
| P24TE | 8 | rw | Port 24 Trunking Enable |
| Res | $7: 0$ | rw | Reserved |

## $5 \quad$ Switch Register Map

ADM6918/X

Switch Register Map

Table 25 Switch Register Map

| Offset Hex | Bit $31 \sim 0$ | Type |
| :---: | :---: | :---: |
| $0_{\text {H }}$ | Version ID | ro |
| $1_{\text {H }}$ | Link Status | ro |
| $2_{\text {H }}$ | Speed Status | ro |
| $3{ }^{\text {H }}$ | Duplex Status | ro |
| $4_{\text {H }}$ | Flow Control Status | ro |
| $5{ }_{\text {H }}$ | Address Table Control Register 0 | rw |
| $6_{\text {H }}$ | Address Table Control Register 1 | rw |
| $7_{\text {H }}$ | Address Table Control Register 2 | rw |
| $8{ }^{\text {H }}$ | Address Table Status Register 0 | ro |
| $9_{\mathrm{H}}$ | Address Table Status Register 1 | ro |
| $\mathrm{A}_{\mathrm{H}}$ | Address Table Status Register 2 | ro |
| $\mathrm{B}_{\mathrm{H}}$ | PHY Control/Status Register | rw |
| $\mathrm{C}_{\mathrm{H}}$ | Reserved | ro |
| $\mathrm{D}_{\mathrm{H}}$ | Hardware Status | ro |
| $\mathrm{E}_{\mathrm{H}}$ | RxPKT Overflow | roc |
| $\mathrm{F}_{\mathrm{H}}$ | RxLEN Overflow | roc |
| $10^{\text {H }}$ | TxPKT Overflow | roc |
| $11_{\mathrm{H}}$ | TxLEN Overflow | roc |
| 12 ${ }^{\text {H }}$ | RxERR Overflow | roc |
| 13 ${ }_{\text {H }}$ | RxCOL Overflow | roc |
| 14 ${ }_{\text {H }}$ | Renew Counter Register | rw |
| 15 ${ }^{\text {H }}$ | Read Counter Control Register | rw |
| $16^{\text {H }}$ | Read Counter Status Register | ro |
| $17_{\mathrm{H}}$ | Reload MDIO Register | rw |
| 18 ${ }^{\text {H }}$ | P0 ~ P15 Spanning Tree Port State | rw |
| 19 ${ }^{\text {H }}$ | P16 ~ P25 Spanning Tree Port State | rw |
| $1 \mathrm{~A}_{\mathrm{H}}$ | Source Port Register | ro |
| $1 \mathrm{~B}_{\mathrm{H}}$ | Transmit Port Register | rw |
| $1 \mathrm{C}_{\mathrm{H}}$ | Buffer Status Register 0 | roc |
| $1 D_{\text {H }}$ | Buffer Status Register 1 | roc |
| $1 \mathrm{E}_{\mathrm{H}}$ | Buffer Status Register 2 | roc |
| $1 \mathrm{~F}_{\mathrm{H}}$ | Buffer Status Register 3 | roc |
| $1 \mathrm{xx}_{\mathrm{H}}$ | Counter Register | rw |
| $2 \mathrm{xx}_{\mathrm{H}}$ | EEPROM Register | rw |

### 5.1 Switch Registers

Table 26 Registers Address SpaceRegisters Address Space

| Module | Base Address | End Address | Note |
| :--- | :--- | :--- | :--- |
| Switch | $00_{\mathrm{H}}$ | $1 \mathrm{~B}_{\mathrm{H}}$ |  |

Table 27 Registers Overview

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| VID | Version ID | $00_{\mathrm{H}}$ | 87 |
| LS | Link Status | $01_{\mathrm{H}}$ | 88 |
| SS | Speed Status | $02_{\mathrm{H}}$ | 89 |
| DS | Duplex Status | $03_{\mathrm{H}}$ | 89 |
| FCS | Flow Control Status | $04_{\mathrm{H}}$ | 90 |
| PHYCR | PHY Control Register | $0 \mathrm{~B}_{\mathrm{H}}$ | 97 |
| HS | Hardware Status | $0 \mathrm{D}_{\mathrm{H}}$ | 98 |
| RPCO | Receive Packet Count Overflow | $0 \mathrm{E}_{\mathrm{H}}$ | 99 |
| RPLCO | Receive Packet Length Count Overflow | $0 F_{\mathrm{H}}$ | 99 |
| TPCO | Transmit Packet Count Overflow | $10_{\mathrm{H}}$ | 100 |
| TPLCO | Transmit Packet Length Count Overflow | $11_{\mathrm{H}}$ | 101 |
| ECO | Error Count Overflow | $12_{\mathrm{H}}$ | 102 |
| CCO | Collision Count Overflow | $13_{\mathrm{H}}$ | 103 |
| RCR | Renew Counter Register | $14_{\mathrm{H}}$ | 103 |
| RCCR | Read Counter Control Register | $15_{\mathrm{H}}$ | 105 |
| RCSR | Read Counter Status Register | $16_{\mathrm{H}}$ | 105 |
| RMDIOR | Reload MDIO Register | $17_{\mathrm{H}}$ | 106 |
| STPS0 | Spanning Tree Port State 0 | $18_{\mathrm{H}}$ | 107 |
| STPS1 | Spanning Tree Port State 1 | $19_{\mathrm{H}}$ | 108 |
| SCPR | Source Port Register | $1 A_{H}$ | 108 |
| TRPR | Transmit Port Register | $1 \mathrm{~B}_{\mathrm{H}}$ | 109 |

The register is addressed wordwise.

Table 28 Register Access Types

| Mode | Symbol | Description HW | Description SW |
| :--- | :--- | :--- | :--- |
| read/write | rw | Register is used as input for the HW | Register is read and writable by SW |
| read | r | Register is written by HW (register <br> between input and output -> one cycle <br> delay) | Value written by software is ignored by <br> hardware; that is, software may write any <br> value to this field without affecting hardware <br> behavior (= Target for development.) |
| Read only | ro | Register is set by HW (register between <br> input and output -> one cycle delay) | SW can only read this register |


| Table 28 Register Access Types (cont'd) |  |  |  |
| :--- | :--- | :--- | :--- |
| Mode | Symbol | Description HW | Description SW |
| Read virtual | rv | Physically, there is no new register, the <br> input of the signal is connected directly <br> to the address multiplexer. | SW can only read this register |
| Latch high, <br> self clearing | Ihsc | Latch high signal at high level, clear on <br> read | SW can read the register |
| Latch low, <br> self clearing | Ilsc | Latch high signal at low-level, clear on <br> read | SW can read the register |
| Latch high, <br> mask clearing | Ihmk | Latch high signal at high level, register <br> cleared with written mask | SW can read the register, with write mask <br> the register can be cleared (1 clears) |
| Latch low, <br> mask clearing | Ilmk | Latch high signal at low-level, register <br> cleared on read | SW can read the register, with write mask <br> the register can be cleared (1 clears) |
| Interrupt high, <br> self clearing | ihsc | Differentiate the input signal (low- <br> >high) register cleared on read | SW can read the register |
| Interrupt low, <br> self clearing | ilsc | Differentiate the input signal (high- <br> >low) register cleared on read | SW can read the register |
| Interrupt high, <br> mask clearing | ihmk | Differentiate the input signal (high- <br> >low) register cleared with written mask | SW can read the register, with write mask <br> the register can be cleared |
| Interrupt low, <br> mask clearing | ilmk | Differentiate the input signal (low- <br> >high) register cleared with written <br> mask | SW can read the register, with write mask <br> the register can be cleared |
| Interrupt enable <br> register | ien | Enables the interrupt source for <br> interrupt generation | SW can read and write this register |
| Iatch_on_reset | Ior | rw register, value is latched after first <br> clock cycle after reset | Register is read and writable by SW |
| Read/write | rwsc | Register is used as input for the hw, the <br> register will be cleared due to a HW <br> mechanism. | Writing to the register generates a strobe <br> signal for the HW (1 pdi clock cycle) <br> Register is read and writable by SW. |
| self clearing | Res |  |  |

Table 29 Registers Clock DomainsRegisters Clock Domains

| Clock Short Name | Description |
| :--- | :--- |
|  |  |

### 5.1.1 Switch Register Descriptions

## Version ID

| VID | Offset | Reset Value |
| :--- | :---: | ---: |
| Version ID | $00_{H}$ | $0003 \mathbf{1 1 0 0}_{\mathrm{H}}$ |

ADM6918/X

Switch Register Map


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| PC | $19: 4$ | ro | Project Code |
| VC | $3: 0$ | ro | Version Code |

## Link Status

| LS | Offset | Reset Value |
| :--- | :---: | ---: |
| Link Status | $01_{\mathrm{H}}$ | $00000^{0000_{\mathrm{H}}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25LS | 25 | ro | Port 25 Link Status |
| P24LS | 24 | ro | Port 24 Link Status |
| Res | $23: 16$ | ro | Reserved |
| P15LS | 15 | ro | Port 15 Link Status |
| P14LS | 14 | ro | Port 14 Link Status |
| P13LS | 13 | ro | Port 13 Link Status |
| P12LS | 12 | ro | Port 12 Link Status |
| P11LS | 11 | ro | Port 11 Link Status |
| P10LS | 10 | ro | Port 10 Link Status |
| P9LS | 9 | ro | Port 9 Link Status |
| P8LS | 8 | ro | Port 8 Link Status |
| P7LS | 7 | ro | Port 7 Link Status |
| P6LS | 6 | ro | Port 6 Link Status |
| P5LS | 5 | ro | Port 5 Link Status |
| P4LS | 4 | ro | Port 4 Link Status |
| P3LS | 3 | ro | Port 3 Link Status |
| P2LS | 2 | ro | Port 2 Link Status |
| P1LS | 1 | ro | Port 1 Link Status |
| P0LS | 0 | ro | Port 0 Link Status <br> $0_{B} \quad, ~ P o r t ~ 0 ~ l i n k s ~ d o w n . ~$ |
|  |  |  | Port 0 links up. |

## Speed Status

| SS | Offset | Reset Value |
| :--- | :---: | :---: |
| Speed Status | $02_{\mathrm{H}}$ | 03FF FFFF $_{\mathrm{H}}$ |

31302928272625242322212019181716151413121110


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25SS | 25 | ro | Port 25 Speed Status |
| P24SS | 24 | ro | Port 24 Speed Status |
| Res | $23: 16$ | ro | Reserved |
| P15SS | 15 | ro | Port 15 Speed Status |
| P14SS | 14 | ro | Port 14 Speed Status |
| P13SS | 13 | ro | Port 13 Speed Status |
| P12SS | 12 | ro | Port 12 Speed Status |
| P11SS | 11 | ro | Port 11 Speed Status |
| P10SS | 10 | ro | Port 10 Speed Status |
| P9SS | 9 | ro | Port 9 Speed Status |
| P8SS | 8 | ro | Port 8 Speed Status |
| P7SS | 7 | ro | Port 7 Speed Status |
| P6SS | 6 | ro | Port 6 Speed Status |
| P5SS | 5 | ro | Port 5 Speed Status |
| P4SS | 4 | ro | Port 4 Speed Status |
| P3SS | 3 | ro | Port 3 Speed Status |
| P2SS | 2 | ro | Port 2 Speed Status |
| P1SS | 1 | ro | Port 1 Speed Status |
| P0SS | 0 | ro | Port 0 Speed Status <br> $0_{B} \quad, ~ P o r t ~ 0 ~ o p e r a t e s ~ i n ~ 10 M . ~$ <br> 1 <br> P Port 0 operates in 100M. |

## Duplex Status

| DS | Offset | Reset Value |
| :--- | :---: | :---: |
| Duplex Status | $03_{H}$ | $0^{23 F F}$ FFFF $_{H}$ |

ADM6918/X

Switch Register Map


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P25DS | 25 | ro | Port 25 Duplex Status |
| P24DS | 24 | ro | Port 24 Duplex Status |
| Res | 23:16 | ro | Reserved |
| P15DS | 15 | ro | Port 15 Duplex Status |
| P14DS | 14 | ro | Port 14 Duplex Status |
| P13DS | 13 | ro | Port 13 Duplex Status |
| P12DS | 12 | ro | Port 12 Duplex Status |
| P11DS | 11 | ro | Port 11 Duplex Status |
| P10DS | 10 | ro | Port 10 Duplex Status |
| P9DS | 9 | ro | Port 9 Duplex Status |
| P8DS | 8 | ro | Port 8 Duplex Status |
| P7DS | 7 | ro | Port 7 Duplex Status |
| P6DS | 6 | ro | Port 6 Duplex Status |
| P5DS | 5 | ro | Port 5 Duplex Status |
| P4DS | 4 | ro | Port 4 Duplex Status |
| P3DS | 3 | ro | Port 3 Duplex Status |
| P2DS | 2 | ro | Port 2 Duplex Status |
| P1DS | 1 | ro | Port 1 Duplex Status |
| PODS | 0 | ro | Port 0 Duplex Status <br> $0_{B} \quad$, Port 0 operates in half duplex. <br> $1_{B} \quad$, Port 0 operates in full duplex. |

Flow Control Status


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25FCS | 25 | ro | Port 25 Flow Control Status |
| P24FCS | 24 | ro | Port 24 Flow Control Status |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $23: 16$ | ro | Reserved |
| P15FCS | 15 | ro | Port 15 Flow Control Status |
| P14FCS | 14 | ro | Port 14 Flow Control Status |
| P13FCS | 13 | ro | Port 13 Flow Control Status |
| P12FCS | 12 | ro | Port 12 Flow Control Status |
| P11FCS | 11 | ro | Port 11 Flow Control Status |
| P10FCS | 10 | ro | Port 10 Flow Control Status |
| P9FCS | 9 | ro | Port 9 Flow Control Status |
| P8FCS | 8 | ro | Port 8 Flow Control Status |
| P7FCS | 7 | ro | Port 7 Flow Control Status |
| P6FCS | 6 | ro | Port 6 Flow Control Status |
| P5FCS | 5 | ro | Port 5 Flow Control Status |
| P4FCS | 4 | ro | Port 4 Flow Control Status |
| P3FCS | 3 | ro | Port 3 Flow Control Status |
| P2FCS | 2 | ro | Port 2 Flow Control Status |
| P1FCS | 1 | ro | Port 1 Flow Control Status |
| P0FCS | 0 | ro | Port 0 Flow Control Status <br> $0_{B} \quad$, Port 0 disables flow control function. <br> $1_{B} \quad$, Port 0 enables Pause function in full duplex or Back Pressure <br> function in half duplex. |

## Address Table Control and Status Registers

Address Table Control Register 0 (Offset: $5_{\mathrm{H}}$ )
Address Table Control Register 1 (Offset: $6_{H}$ )
Address Table Control Register 2 (Offset: $7_{\mathrm{H}}$ )
Address Table Status Register 0 (Offset: 8 H $_{\mathrm{H}}$ )
Address Table Status Register 1 (Offset: $9_{H}$ )
Address Table Status Register 2 (Offset: $\mathrm{A}_{H}$ )
The ADM6918/X provides custom commands to access the address table as well as the multicast output port map table. Six registers are used and they mean differently when different tables are accessed.

1. The Control and Status Register Description for the Address Table

Table 30 Control Register Description

| Command Field | Entry State | Control Field | Output Port/ <br> Multicast Index | Forwarding <br> Group | MAC Address |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Control_2[2:0] | Control_1[31:30] | Control_1[29:26] | Control_1[25:21] | Control_1[20:16] | \{Control_1[15:0], <br> Control_0[31:0]\} |

Table 31 Field Description in the Control Register

| Field | Description |
| :--- | :--- |
| MAC Address[47:0] | This field is 48-bit layer-2 address. The address could be the unicast address or the <br> multicast address. |
| Forwarding Group[4:0] | This field describes the Learning Group the address belongs to. |

Table 31 Field Description in the Control Register (cont'd)

| Field | Description |  |  |
| :---: | :---: | :---: | :---: |
| Output Port[4:0]/Multicast Index[4:0] | This field has two means. One is described as the output port and the other is described as the multicast index. |  |  |
| Entry State[0] | The Static Bit. When this bit is set to a one, then the address entry will not be aged forever. This bit could be changed only through the CUP's help. |  |  |
| Entry State[1] | This bit is used to distinguish the output port/ multicast index field. When a match (the same MAC address and the same forwarding group in the address table) is found, the value in the output port field is returned as the output port, and may be modified by the forwarding group before the packet is transferred to the output queue. <br> When a match (the same MAC address and the same forwarding group in the address table) is found, the multicast output port map entry addressed by the multicast index is returned as the output port map, and may be modified by the forwarding group before the packet is transferred to the output queue. |  |  |
| Command Field[2:0]/ Control Field[3:0] | The command and control fields are combined to provide different operations. Before the operation is initiated, users should confirm if the search engine is available. See the busy bit in the status register. |  |  |
|  | Command Field | Control Field | Operation |
|  | 000 | 0111 | Create a new address |
|  | 000 | 1111 | Overwrite an existed address |
|  | 001 | 1111 | Erase an existed address |
|  | 010 | 0000 | Search an empty address |
|  | 010 | 1001 | Search by the port in the Output Port field |
|  | 010 | 1010 | Search by the forwarding group specified in the Forwarding Group field |
|  | 010 | 1100 | Search by the address specified in the MAC Address field |
|  | 010 | 1110 | Search by the address and forwarding group |
|  | 010 | 1101 | Search by the address and output port |
|  | 010 | 1011 | Search by the forwarding group and the output port |
|  | 010 | 1111 | Search by the address, the forwarding group and the output port |
|  | 011 | 0100 | Initial to location by the address field |
|  | 011 | 0000 | Initial to the first address |

Table 32 Status Register Description

| Busy | Command <br> Result | Bad State | Entry <br> State | Occupy | Output Port/ <br> Multicast Index | Forwarding <br> Group | MAC Address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Status_2[3] | Status_2 <br> $[2: 0]$ | Status_1 <br> $[29]$ | Status_1 <br> $[28: 27]$ | Status_1 <br> $[26]$ | Status_1 <br> $[25: 21]$ | Status_1 <br> $[20: 16]$ | SStatus_1 <br> $[15: 0]$, <br> Status_0 <br> $[31: 0]\}$ |

Table 33 Field Description in the Status Register

| Field | Description |
| :---: | :---: |
| MAC Address[47:0] | After the search operation is successful, the switch will return the MAC address in this field. If the search fails, this field doesn't mean anything. |
| Forwarding Group[4:0] | After the search operation is successful, the switch will return the Forwarding Group in this. If the search fails, this field doesn't mean anything. |
| Output Port[4:0]/ Multicast Index[4:0] | After the search operation is successful, the switch will return output port / multicast index in this field. The users could use the entry_state[1] returned to distinguish if the entry should point to the multicast output port map table. |
| Occupy | After the search is successful, the switch will return the value indicating if the entry existed. <br> $0_{B} \quad$, The searched entry doesn't exist. <br> $1_{B} \quad$, The searched entry exists. |
| Entry State[0] | After the search is successful, the switch will return the value in this field indicating if value is static. <br> $0_{B} \quad$, The searched entry is not static and will be aged. <br> $1_{B} \quad$, The searched entry is static. |
| Entry State[1] | After the search is successful, the switch will return the value in this field indicating if the entry points to the multicast output port map table. $0_{B} \quad$, The entry doesn't point to the multicast output port map table. $1_{B} \quad$, The entry points to the multicast output port map table. |
| Bad State | After the search is successful, the switch will return the value indicating if the entry is bad. <br> $0_{B} \quad$, The entry is not bad and will be used for data storage. <br> $1_{B} \quad$, The entry is bad and isn't used for data storage. |
| Command Result[2:0] | This field indicates the access result. <br> $000_{\mathrm{B}}$, Command OK. <br> $001_{B}$, All Entry Used. This result happens only for the create operation. <br> ADM6918/X uses the 4-way address lookup engine so it allows 4 different <br> addresses stored at each hash location. If these 4 entries are all static, <br> then CPU will not successfully create 5th different address hashed to the <br> same location and 001 will be returned. The only way to create 5th <br> different address is to remove one of early addresses. <br> 010 B , Entry Not Found. <br> $011_{B}$, Try Next Entry. <br> $101_{\mathrm{B}}$, Command Error. |
| Busy | This bit indicates if the table engine for access is available. <br> $0_{B} \quad$, The engine is available. <br> $1_{B} \quad$, The engine is busy and it will not access the command from the CPU. |

2. Rules to Access the Address Table
3. Check the Busy Bit in the status register to see if the access engine is available. If the engine is busy, wait until the engine is free. If the engine is available, go to the following step.
4. Write the MAC address[31:0] into the control register 0.
5. Write the MAC address[47:32], Forwarding Group, Output Port/Multicast Index, Control Field and the Entry State into the control register 1.
6. Write the Command into the control register 2 to define the operation.
7. Wait for the engine to complete (Check the Busy Bit).

## Switch Register Map

6. Read the desired result returned in the status register.

Note: Before the "Search command", the CPU should execute the "Initial command" to initial the search pointer. The search engine could search the aim from the top to the bottom. The search engine has an ability to automatically move the pointer to the associated location (The result will be returned). Because more than one entry may match the searching condition (by port, by address, etc.) at the same time, the CPU should continue to restart the search engine until the Command Result = Entry Not is found to confirm that no other matching entries exist.


Figure 11 The Search Pointer
3. Example

Table 34 Example

| Example |  |
| :--- | :--- |
| The user needs ADM6918/X |  |
| to forward the specified |  |
| unicast packet |  |
| (DA $=0012$ _3456_789A |  | and 8 F \(\begin{aligned} \& Forwarding Group=2 ) to port <br>

\& 3 forever.\end{aligned}\)

## Step

Step 1: Check the Busy bit. If Busy $=0_{B}$, go to the step 2. If Busy $=1_{B}$, wait. Step 2: Write 3456_789A $A_{H}$ into control register 0.
Step 3: Write 5C62_0012 ${ }_{H}$ into the control register 1.
Step 4: Write 0000_0000 H into the control register 2 to start the "Create" operation. Step 5: Read the status register 2 to check the busy bit. If Busy $=0_{B}$, check the Command Result to see if the create operation is successful. If Busy $=1_{B}$, wait for completion.

Table 34 Example (cont'd)

| Example |
| :--- |
| The user needs the |
| ADM6918/X to forward the |
| specified multicast packet |
| $\left(\mathrm{DA}=0123 \_4567 \_89 \mathrm{AB}_{\mathrm{H}}\right.$ |
| and Forwarding Group $=3$ ) to |
| port 5 only. This address |
| could be aged. |
| The user wants to know how |
| many stations attached to |
| port 4. |

## Control and Status Register for the Multicast Output Port Map Table

1. The Control and Status Register Descriptions

Table 35 Control Register Description

| Command Field | Multicast Index | Output Port Map |
| :--- | :--- | :--- |
| Control_2[2:0] | Control_0[30:26] | Control_0[25:0] |

Table 36 Field Description in the Control Register

| Field | Description |
| :--- | :--- |
| Output Port Map | This field describes the output ports associated with the multicast index.Bit [0] is for port 0, |
|  | Bit[1] is for port 1, .. and Bit[25] for port 25. |
| Multicast Index | refer to Figure 12. |
| Command Field | $100_{\mathrm{B}}$, Create an entry in the output port map table (indexed by the Multicast Index). |
|  | $101_{\mathrm{B}}$, Search an entry in the output port map table (indexed by the Multicast Index). |

ADM6918/X

Switch Register Map


Figure 12 Address Table Mapping to Output Port MAP

Table 37 Status Register Description

| Busy | Command Result | Output Port Map |
| :--- | :--- | :--- |
| Status_2[3] | Status_2[2:0] | Status_0[25:0] |

Table 38 Field Description in the Status Register

| Field | Description |
| :--- | :--- |
| Output Port Map | The content associated with the multicast index will be here after searching. |
| Command Result | $000_{\mathrm{B}}=$ Command OK |
| Busy | This bit indicates if the output port map engine is available. |
|  | $0_{\mathrm{B}} \quad$, The engine is available. |
|  | $1_{\mathrm{B}} \quad$, The engine is busy and it will not access the command from the CPU. |

2. Rules to Access the Multicast Output Port Map Table
3. Check the Busy Bit to see if the access engine is available. If the engine is busy, wait until the engine is free. If the engine is available, go to the following step.
4. Write output port map and the multicast index into the control register 0 .
5. Write the command into the control register 2.
6. Read the Busy Bit. If Busy $=1_{B}$, wait. If Busy $=0_{B}$, the operation completes.
7. Example

## Switch Register Map

Table 39 Example

| Example | Step |
| :---: | :---: |
| The user needs the ADM6918/X to forward the specified multicast packet (DA = 0123_4567_89AB ${ }_{H}$ and Forwarding Group = 3 ) to port 1, port2 and port 25. This address could be aged. We assume the CPU wants to write output port map into index 1. | Step 1: Check the Busy bit. If Busy $=0_{B}$, go to the step 2. If Busy $=$ $1_{B}$, wait. <br> Step 2: Write 0060_0006 ${ }_{H}$ into control register 0. <br> Step 3: Write 0000_0004 ${ }_{\mathrm{H}}$ into control register 2 start the "Write" command. <br> Step 4: Check the Busy bit. If Busy $=1_{B}$, wait. If Busy $=1_{B}$, go to the next step. <br> Step 5: Write 4567_89AB ${ }_{H}$ into control register 0. <br> Step 6: Write 9c23_0123 into the control register 1. <br> Step 7: Write 0000_0000 ${ }_{H}$ into the control register 2 to start the "Create" operation. <br> Step 8: Read the status register 2 to check the busy bit. If Busy $=$ $0_{B}$, check the Command Result to see if the create operation is successful. If Busy $=1_{B}$, wait for completion. |

## PHY Control Register

| PHYCR | Offset | Reset Value |
| :--- | :---: | ---: |
| PHY Control Register | $0 B_{H}$ | $00000^{0000_{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| ABB | 27 | rw | Access (Busy) Bit |
| CO | 26 | rw | Command Option <br> $0_{\mathrm{B}} \quad$, Write <br> $1_{\mathrm{B}} \quad$, Read |
| PN | $25: 21$ | rw | Port Number |
| RA | $20: 16$ | rw | Register Address |
| DF | $15: 0$ | rw | Data Field <br> This field indicates the data for reading or writing. |

## Notes

1. This register allows the user to control the PHY attached through the CUP's help.
2. Rule for Read Operation:

Step 1: Poll the Busy bit (Bit[27]) to check if the PHY control module is busy.
Step 2: Write the port number (Bit[25:21]), register address (Bit[20:16]), command (Bit[26]) and Access

ADM6918/X
bit(Bit[27]) to start the read operation.
Step 3: Poll the Busy bit (Bit[27]). If Busy $=1_{B}$, wait. If Busy $=O_{B}$, data is returned in the data field.
3. Rule for Write Operation:

Step 1: Poll the Busy bit (Bit[27]) to check if the PHY control module is busy.
Step 2: Write the port number (Bit[25:21]), register address (Bit[20:16]), command (Bit[26]), data field (Bit[15:0]) and Access bit(Bit[27]) to start the write operation.
Step 3: Poll the Busy bit (Bit[27]). If Busy $=1_{B}$, wait. If Busy $=O_{B}$, writing operation completes.
4. Example: The user wants to read the Basic Control Register in Port 1.

Step 1: Read Bit[27] to check if PHY module is in progress.
Step 2: If Bit[27] = $0_{B}$, write Bit[27] = $1_{B}, \operatorname{Bit}[26]=1_{B}, \operatorname{Bit}[25: 21]=5$ 'h1 and $\operatorname{Bit}[20: 16]=5 ' h 0$.
Step 3: Poll the Busy bit. If Bit[27] $=O_{B}$, data is returned in the data field. If Bit[27] $=1_{B}$, wait.

## Hardware Status

The Reset Value is done by hardware setting.


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| BRMII | 8 | ro | $\begin{aligned} & \text { Bond RMII (SS-SMII or Pure RMII Mode) } \\ & 0_{B} \quad \text {, The switch is in SS-SMII package. } \\ & 1_{B} \quad \text {, The switch is in RMII package. } \end{aligned}$ |
| P24_25OM | 7:6 | ro | Port 24 or Port 25 Operate in RMII or MII Mode <br> $00_{\mathrm{B}}$, Port 24 and Port 25 are both configured to MII mode. <br> $01_{\mathrm{B}}$, Port 24 is configured to RMII; Port 25 is configured to MII. <br> $10_{\mathrm{B}}$, Port 24 is configured to MII; Port 25 is configured to RMII. <br> $11_{\mathrm{B}}$, Port 24 and Port 25 are both configured to RMII. |
| TE | 5 | ro | Trunking Enable From Hardware $0_{B} \quad$, Trunking Disable. <br> $1_{B} \quad$, Trunking Enable. |
| IPG92TE | 4 | ro | IPG 92 Bit Time Enable From Hardware Pin $0_{B} \quad$, IPG 92 Disable. <br> $1_{\mathrm{B}} \quad$, IPG 92 Enable. |
| FCE | 3 | ro | Flow Control Enable For Full Duplex From Hardware Pin $0_{B} \quad$, Flow Control Disable. <br> $1_{B} \quad$, Flow Control Enable. |
| BPE | 2 | ro | Back Pressure Enable From Hardware Pin $0_{B} \quad$, Back Pressure Disable. <br> $1_{B} \quad$, Back Pressure Enable. |
| ANE | 1 | ro | Auto-Negotiation Enable From Hardware Pin $0_{B} \quad$, Auto-Negotiation Disable. <br> $1_{B} \quad$, Auto-Negotiation Enable. |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| AD | 0 | ro | Aging Disable From Hardware Pin |
|  |  |  | $0_{B} \quad$ Aging Enable. |
|  |  | $1_{B} \quad$ Aging Disable. |  |

Receive Packet Count Overflow

| RPCO | Offset | Reset Value |
| :--- | :---: | ---: |
| Receive Packet Count Overflow | $0 E_{H}$ | $00000^{0000_{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25CO | 25 | roc | Port 25 Receive Packet Count Overflow |
| P24CO | 24 | roc | Port 24 Receive Packet Count Overflow |
| Res | $23: 16$ | ro | Reserved |
| P15CO | 15 | roc | Port 15 Receive Packet Count Overflow |
| P14CO | 14 | roc | Port 14 Receive Packet Count Overflow |
| P13CO | 13 | roc | Port 13 Receive Packet Count Overflow |
| P12CO | 12 | roc | Port 12 Receive Packet Count Overflow |
| P11CO | 11 | roc | Port 11 Receive Packet Count Overflow |
| P10CO | 10 | roc | Port 10 Receive Packet Count Overflow |
| P9CO | 9 | roc | Port 9 Receive Packet Count Overflow |
| P8CO | 8 | roc | Port 8 Receive Packet Count Overflow |
| P7CO | 7 | roc | Port 7 Receive Packet Count Overflow |
| P6CO | 6 | roc | Port 6 Receive Packet Count Overflow |
| P5CO | 5 | roc | Port 5 Receive Packet Count Overflow |
| P4CO | 4 | roc | Port 4 Receive Packet Count Overflow |
| P3CO | 3 | roc | Port 3 Receive Packet Count Overflow |
| P2CO | 2 | roc | Port 2 Receive Packet Count Overflow |
| P1CO | 1 | roc | Port 1 Receive Packet Count Overflow |
| P0CO | 0 | roc | Port 0 Receive Packet Count Overflow <br> 1B $\quad$ Receive packet count in port 0 overflows and it will be cleared after |

Receive Packet Length Count Overflow


Transmit Packet Count Overflow


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| T25CO | 25 | roc | Port 25 Transmit Packet Count Overflow |
| T24CO | 24 | roc | Port 24 Transmit Packet Count Overflow |
| Res | $23: 16$ | ro | Reserved |
| T15CO | 15 | roc | Port 15 Transmit Packet Count Overflow |
| T14CO | 14 | roc | Port 14 Transmit Packet Count Overflow |
| T13CO | 13 | roc | Port 13 Transmit Packet Count Overflow |
| T12CO | 12 | roc | Port 12 Transmit Packet Count Overflow |
| T11CO | 11 | roc | Port 11 Transmit Packet Count Overflow |
| T10CO | 10 | roc | Port 10 Transmit Packet Count Overflow |
| T9CO | 9 | roc | Port 9 Transmit Packet Count Overflow |
| T8CO | 8 | roc | Port 8 Transmit Packet Count Overflow |
| T7CO | 7 | roc | Port 7 Transmit Packet Count Overflow |
| T6CO | 6 | roc | Port 6 Transmit Packet Count Overflow |
| T5CO | 5 | roc | Port 5 Transmit Packet Count Overflow |
| T4CO | 4 | roc | Port 4 Transmit Packet Count Overflow |
| T3CO | 3 | roc | Port 3 Transmit Packet Count Overflow |
| T2CO | 2 | roc | Port 2 Transmit Packet Count Overflow |
| T1CO | 1 | roc | Port 1 Transmit Packet Count Overflow |
| T0CO | 0 | roc | Port 0 Transmit Packet Count Overflow <br> 1B $\quad$ Transmit packet count in port 0 overflows and it will be cleared |

Transmit Packet Length Count Overflow

| TPLCO | Offset | Reset Value |
| :--- | :---: | ---: |
| Transmit Packet Length Count Overflow | $11_{\mathrm{H}}$ | $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| T25LCO | 25 | roc | Port $\mathbf{2 5}$ Transmit Packet Length Count Overflow |
| T24LCO | 24 | roc | Port $\mathbf{2 4}$ Transmit Packet Length Count Overflow |
| Res | $23: 16$ | ro | Reserved |
| T15LCO | 15 | roc | Port 15 Transmit Packet Length Count Overflow |
| T14LCO | 14 | roc | Port 14 Transmit Packet Length Count Overflow |
| T13LCO | 13 | roc | Port 13 Transmit Packet Length Count Overflow |
| T12LCO | 12 | roc | Port 12 Transmit Packet Length Count Overflow |

ADM6918/X

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| T11LCO | 11 | roc | Port 11 Transmit Packet Length Count Overflow |
| T10LCO | 10 | roc | Port 10 Transmit Packet Length Count Overflow |
| T9LCO | 9 | roc | Port 9 Transmit Packet Length Count Overflow |
| T8LCO | 8 | roc | Port 8 Transmit Packet Length Count Overflow |
| T7LCO | 7 | roc | Port 7 Transmit Packet Length Count Overflow |
| T6LCO | 6 | roc | Port 6 Transmit Packet Length Count Overflow |
| T5LCO | 5 | roc | Port 5 Transmit Packet Length Count Overflow |
| T4LCO | 4 | roc | Port 4 Transmit Packet Length Count Overflow |
| T3LCO | 3 | roc | Port 3 Transmit Packet Length Count Overflow |
| T2LCO | 2 | roc | Port 2 Transmit Packet Length Count Overflow |
| T1LCO | 1 | roc | Port 1 Transmit Packet Length Count Overflow |
| TOLCO | 0 | roc | Port 0 Transmit Packet Length Count Overflow <br> 1 B $\quad$ Transmit packet length count in port 0 overflows and it will be |
|  |  |  | cleared after read from CPU. |

## Error Count Overflow



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25ECO | 25 | roc | Port 25 Error Count Overflow |
| P24ECO | 24 | roc | Port 24 Error Count Overflow |
| Res | $23: 16$ | ro | Reserved |
| P15ECO | 15 | roc | Port 15 Error Count Overflow |
| P14ECO | 14 | roc | Port 14 Error Count Overflow |
| P13ECO | 13 | roc | Port 13 Error Count Overflow |
| P12ECO | 12 | roc | Port 12 Error Count Overflow |
| P11ECO | 11 | roc | Port 11 Error Count Overflow |
| P10ECO | 10 | roc | Port 10 Error Count Overflow |
| P9ECO | 9 | roc | Port 9 Error Count Overflow |
| P8ECO | 8 | roc | Port 8 Error Count Overflow |
| P7ECO | 7 | roc | Port 7 Error Count Overflow |
| P6ECO | 6 | roc | Port 6 Error Count Overflow |
| P5ECO | 5 | roc | Port 5 Error Count Overflow |
| P4ECO | 4 | roc | Port 4 Error Count Overflow |

ADM6918/X

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P3ECO | 3 | roc | Port 3 Error Count Overflow |
| P2ECO | 2 | roc | Port 2 Error Count Overflow |
| P1ECO | 1 | roc | Port 1 Error Count Overflow |
| P0ECO | 0 | roc | Port 0 Error Count Overflow <br> $1_{\text {B }}$, Error count in port 0 overflows and it will be cleared after read from <br> CPU. |

Collision Count Overflow

| CCO | Offset | Reset Value |
| :--- | :---: | ---: |
| Collision Count Overflow | $13_{\mathrm{H}}$ | $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$ |

 roc roc ro roc roc roc roc roc roc roc roc roc roc roc roc roc roc roc roc

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P25CCO | 25 | roc | Port 25 Collision Count Overflow |
| P24CCO | 24 | roc | Port 24 Collision Count Overflow |
| Res | 23:16 | ro | Reserved |
| P15CCO | 15 | roc | Port 15 Collision Count Overflow |
| P14CCO | 14 | roc | Port 14 Collision Count Overflow |
| P13CCO | 13 | roc | Port 13 Collision Count Overflow |
| P12CCO | 12 | roc | Port 12 Collision Count Overflow |
| P11CCO | 11 | roc | Port 11 Collision Count Overflow |
| P10CCO | 10 | roc | Port 10 Collision Count Overflow |
| P9CCO | 9 | roc | Port 9 Collision Count Overflow |
| P8CCO | 8 | roc | Port 8 Collision Count Overflow |
| P7CCO | 7 | roc | Port 7 Collision Count Overflow |
| P6CCO | 6 | roc | Port 6 Collision Count Overflow |
| P5CCO | 5 | roc | Port 5 Collision Count Overflow |
| P4CCO | 4 | roc | Port 4 Collision Count Overflow |
| P3CCO | 3 | roc | Port 3 Collision Count Overflow |
| P2CCO | 2 | roc | Port 2 Collision Count Overflow |
| P1CCO | 1 | roc | Port 1 Collision Count Overflow |
| POCCO | 0 | roc | Port 0 Collision Count Overflow <br> $1_{B} \quad$, Collision Count in port 0 overflows and it will be cleared after read from CPU. |

## Renew Counter Register

ADM6918/X


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| ABB | 26 | rw | Access (Busy) Bit |
| C25 | 25 | rw | Counter Port 25 <br> $1_{\text {B }} \quad$, Clear Port 25 Corresponding Counters |
| C24 | 24 | rw | Counter Port 24 $1_{B} \quad$, Clear Port 24 Corresponding Counters |
| Res | 23:16 | ro | Reserved |
| C15 | 15 | rw | Counter Port 15 <br> $1_{B} \quad$, Clear Port 15 Corresponding Counters |
| C14 | 14 | rw | Counter Port 14 <br> $1_{B} \quad$, Clear Port 14 Corresponding Counters |
| C13 | 13 | rw | Counter Port 13 <br> $1_{B} \quad$, Clear Port 13 Corresponding Counters |
| C12 | 12 | rw | Counter Port 12 <br> $1_{B} \quad$, Clear Port 12 Corresponding Counters |
| $\overline{\mathrm{C} 11}$ | 11 | rw | Counter Port 11 <br> $1_{B} \quad$, Clear Port 11 Corresponding Counters |
| C10 | 10 | rw | Counter Port 10 <br> $1_{B} \quad$, Clear Port 10 Corresponding Counters |
| C9 | 9 | rw | Counter Port 9 <br> $1_{B} \quad$, Clear Port 9 Corresponding Counters |
| C8 | 8 | rw | Counter Port 8 <br> $1_{B} \quad$, Clear Port 8 Corresponding Counters |
| C7 | 7 | rw | Counter Port 7 <br> $1_{B} \quad$, Clear Port 7 Corresponding Counters |
| C6 | 6 | rw | Counter Port 6 <br> $1_{B} \quad$, Clear Port 6 Corresponding Counters |
| C5 | 5 | rw | Counter Port 5 <br> $1_{B} \quad$, Clear Port 5 Corresponding Counters |
| C4 | 4 | rw | Counter Port 4 $1_{B} \quad$, Clear Port 4 Corresponding Counters |
| C3 | 3 | rw | Counter Port 3 <br> $1_{B} \quad$, Clear Port 3 Corresponding Counters |
| C2 | 2 | rw | Counter Port 2 <br> $1_{B}$, Clear Port 2 Corresponding Counters |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| C1 | 1 | rw | Counter Port 1 <br> $1_{\mathrm{B}} \quad$, Clear Port 1 Corresponding Counters |
| C0 | 0 | rw | Counter Port 0 <br> $1_{\mathrm{B}} \quad$, Clear Port 0 Corresponding Counters |

## Notes

1. This register allows the user to reset all counters for the corresponding port. If the renew counter module is busy all other modules about counters are not accessible.
2. Rule:

Step 1: Poll the busy bit to check if the renew counter module is busy.
Step 2: If the renew counter module is available, write the port (Bit[25:0]) the user wants to reset and the busy bit(Bit[26]) to 1.
Step 3: Poll the busy bit to check if the renew counter module completes the job.
3. Example:

Users want to reset P0, P1, P2, P3 corresponding counters.
Step 1: Read Bit[26] to check if reset is in progress.
Step 2: If Bit[26] = 0, write Bit[26] = 1B, Bit[25:0] = 00_0000_0000_0000_0000_0000_1111 into the register. Step 3: Poll the busy bit to check if reset completes.

## Read Counter Control Register

| RCCR | Offset | Reset Value |
| :--- | :---: | :---: |
| Read Counter Control Register | $15_{\mathrm{H}}$ | 0000_0000 $_{\mathrm{H}}$ |


| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| ABB | 8 | rw | Access (Busy) Bit |
| Cl | $7: 0$ | rw | Counter Index |

## Read Counter Status Register

## RCSR <br> Read Counter Status Register

## Offset

$16_{H}$

Reset Value
$0000 \mathbf{0 0 0 0}_{\mathrm{H}}$
$\qquad$
ro

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| CI | $31: 0$ | ro | Counter Index <br> The corresponding counter index by the Bit[7:0] is returned here. |

## Notes

1. The Read Counter Control Register and the Read Counter Status Register provide users to read counter if he wants to use fast management clock (fast than 5 MHz ).
2. Rules:

Step 1: Read the Busy bit to check if the read counter module is busy
Step 2: If the module is free, write the counter index and access bit into the control register
Step 3: Poll the Busy bit. If Busy $=1_{B}$, wait. If Busy $=O_{B}$ read the status register
3. Example: Users want to read Port 1 Receive Packet Count

Step 1: Read Bit[8] to check if the read counter module is busy
Step 3: Then Port 1 Receive Packet Count will be loaded into the Counter Status Register (Offset: $16_{H}$ )
Step 2: If Bit[8] = 0, then write bit[8] = $1_{B}$, Bit[7:0] $=8^{\prime} b 1$ into the register
Step 4: Read Counter Status Register (Offset: $16_{H}$ ) and the content read is the Port 1 Receive Packet Count

## Reload MDIO Register

RMDIOR
Reload MDIO Register

## Offset

$17_{H}$
Reset Value
$0000 \mathbf{0 0 0 0}_{\mathrm{H}}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25MDIO | 25 | rw | Port 25 MDIO Register Reload |
| P24MDIO | 24 | rw | Port 24 MDIO Register Reload |
| Res | $23: 16$ | ro | Reserved |
| P15MDIO | 15 | rw | Port 15 MDIO Register Reload |
| P14MDIO | 14 | rw | Port 14 MDIO Register Reload |
| P13MDIO | 13 | rw | Port 13 MDIO Register Reload |
| P12MDIO | 12 | rw | Port 12 MDIO Register Reload |
| P11MDIO | 11 | rw | Port 11 MDIO Register Reload |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P10MDIO | 10 | rw | Port 10 MDIO Register Reload |
| P9MDIO | 9 | rw | Port 9 MDIO Register Reload |
| P8MDIO | 8 | rw | Port 8 MDIO Register Reload |
| P7MDIO | 7 | rw | Port 7 MDIO Register Reload |
| P6MDIO | 6 | rw | Port 6 MDIO Register Reload |
| P5MDIO | 5 | rw | Port 5 MDIO Register Reload |
| P4MDIO | 4 | rw | Port 4 MDIO Register Reload |
| P3MDIO | 3 | rw | Port 3 MDIO Register Reload |
| P2MDIO | 2 | rw | Port 2 MDIO Register Reload |
| P1MDIO | 1 | rw | Port 1 MDIO Register Reload |
| P0MDIO | 0 | rw | Port 0 MDIO Register Reload <br> $1_{\text {B }} \quad$, Status of Port 0 PHY attached will be reloaded and updated to the <br> switch. After PHY is reloaded, Bit[0] will be cleared. |

Spanning Tree Port State 0

| STPS0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Spanning Tree Port State 0 | $18_{\mathrm{H}}$ | $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P15STPS | $31: 30$ | rw | Port 15 Spanning Tree Port Status |
| P14STPS | $29: 28$ | rw | Port 14 Spanning Tree Port Status |
| P13STPS | $27: 26$ | rw | Port 13 Spanning Tree Port Status |
| P12STPS | $25: 24$ | rw | Port 12 Spanning Tree Port Status |
| P11STPS | $23: 22$ | rw | Port 11 Spanning Tree Port Status |
| P10STPS | $21: 20$ | rw | Port 10 Spanning Tree Port Status |
| P9STPS | $19: 18$ | rw | Port 9 Spanning Tree Port Status |
| P8STPS | $17: 16$ | rw | Port 8 Spanning Tree Port Status |
| P7STPS | $15: 14$ | rw | Port 7 Spanning Tree Port Status |
| P6STPS | $13: 12$ | rw | Port 6 Spanning Tree Port Status |
| P5STPS | $11: 10$ | rw | Port 5 Spanning Tree Port Status |
| P4STPS | $9: 8$ | rw | Port 4 Spanning Tree Port Status |
| P3STPS | $7: 6$ | rw | Port 3 Spanning Tree Port Status |
| P2STPS | $5: 4$ | rw | Port 2 Spanning Tree Port Status |
| P1STPS | $3: 2$ | rw | Port 1 Spanning Tree Port Status |
| P0STPS | $1: 0$ | rw | Port 0 Spanning Tree Port Status |

## Switch Register Map

Note: The ADM6918/X supports 4 port status to support Spanning Tree
Protocol.
$00_{B}=$ Forwarding State. The port acts as the normal mode. $\quad 01_{B}=$ Disabled State. The port entity will not transmit and receive any packets. Learning is disabled in this state.
$10_{B}=$ Learning State. The port entity will only transmit and receive management packets. All other packets are discarded. Learning is enabled for all good frames.
$11_{B}=$ Blocking-not-Listening. Only the management packets defined by the ADM6918/X will be received and transmitted.
All other packets are discarded by the port entity. Learning is disabled in this state.

## Spanning Tree Port State 1

STPS1
Offset
Reset Value
$19_{\mathrm{H}}$
$0000 \mathbf{0 0 0 0}_{\mathrm{H}}$
Spanning Tree Port State 1

rw rw ro

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P25STPS | $19: 18$ | rw | Port 25 Spanning Tree Port Status |
| P24STPS | $17: 16$ | rw | Port 24 Spanning Tree Port Status |
| Res | $15: 0$ | ro | Reserved |

## Source Port Register


ro

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| SCP | $4: 0$ | ro | The Source Port <br> The CPU can read this register to get the source port when he receives <br> a packet. |

Note: The value will be correct after the SA is transmitted.
Transmit Port Register

TRPR
Offset
Reset Value
Transmit Port Register
$1 B_{H}$
$0000 \mathbf{0 0 0 0}_{\mathrm{H}}$

rw rw rw

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| BIT27 | 27 | rw | Bit 27 <br> $0_{\mathrm{B}} \quad$, The command is not valid. <br> $1_{\mathrm{B}} \quad$, The command is valid. |
| BIT26 | 26 | rw | Bit 26 <br> The destination ports is more than 1 |
| BIT25_0 | $25: 0$ | rw | Bit 25_0 <br> The destination ports the CPU wants to forward. |

Note: The value should be written before CPU transmits a packet.

## Counter Register

Offset $\mathbf{0 1 0 0}_{\mathbf{H}} \sim \mathbf{0 1 9 B}_{\mathrm{H}}$
Table 40 Counter Register: Offset $\mathbf{0 1 0 0}_{\mathbf{H}} \sim_{0167_{H}}$

| Offset Hex | Index | Description | Offset Hex | Index | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| The Receive Count |  |  |  |  |  |
| 0100 | 0 | Port 0 Receive Packet Count | 011 A | 1 A | Port 0 Receive Packet Length <br> Count |
| 0101 | 1 | Port 1 Receive Packet Count | 011 B | 1 B | Port 1 Receive Packet Length <br> Count |
| 0102 | 2 | Port 2 Receive Packet Count | 011 C | 1 C | Port 2 Receive Packet Length <br> Count |
| 0103 | 3 | Port 3 Receive Packet Count | 011 D | 1 D | Port 3 Receive Packet Length <br> Count |
| 0104 | 4 | Port 4 Receive Packet Count | 011 E | 1 E | Port 4 Receive Packet Length <br> Count |
| 0105 | 5 | Port 5 Receive Packet Count | 011 F | 1 F | Port 5 Receive Packet Length <br> Count |

ADM6918/X

Switch Register Map

| Offset Hex | Index | Description | Offset Hex | Index | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0106 | 6 | Port 6 Receive Packet Count | 0120 | 20 | Port 6 Receive Packet Length Count |
| 0107 | 7 | Port 7 Receive Packet Count | 0121 | 21 | Port 7 Receive Packet Length Count |
| 0108 | 8 | Port 8 Receive Packet Count | 0122 | 22 | Port 8 Receive Packet Length Count |
| 0109 | 9 | Port 9 Receive Packet Count | 0123 | 23 | Port 9 Receive Packet Length Count |
| 010A | A | Port 10 Receive Packet Count | 0124 | 24 | Port 10 Receive Packet Length Count |
| 010B | B | Port 11 Receive Packet Count | 0125 | 25 | Port 11 Receive Packet Length Count |
| 010C | C | Port 12 Receive Packet Count | 0126 | 26 | Port 12 Receive Packet Length Count |
| 010D | D | Port 13 Receive Packet Count | 0127 | 27 | Port 13 Receive Packet Length Count |
| 010E | E | Port 14 Receive Packet Count | 0128 | 28 | Port 14 Receive Packet Length Count |
| 010F | F | Port 15 Receive Packet Count | 0129 | 29 | Port 15 Receive Packet Length Count |
| 0110 | 10 | Port 16 Receive Packet Count | 012A | 2A | Port 16 Receive Packet Length Count |
| 0111 | 11 | Port 17 Receive Packet Count | 012B | 2B | Port 17 Receive Packet Length Count |
| 0112 | 12 | Port 18 Receive Packet Count | 012C | 2C | Port 18 Receive Packet Length Count |
| 0113 | 13 | Port 19 Receive Packet Count | 012D | 2D | Port 19 Receive Packet Length Count |
| 0114 | 14 | Port 20 Receive Packet Count | 012E | 2E | Port 20 Receive Packet Length Count |
| 0115 | 15 | Port 21 Receive Packet Count | 012F | 2F | Port 21 Receive Packet Length Count |
| 0116 | 16 | Port 22 Receive Packet Count | 0130 | 30 | Port 22 Receive Packet Length Count |
| 0117 | 17 | Port 23 Receive Packet Count | 0131 | 31 | Port 23 Receive Packet Length Count |
| 0118 | 18 | Port 24 Receive Packet Count | 0132 | 32 | Port 24 Receive Packet Length Count |
| 0119 | 19 | Port 25 Receive Packet Count | 0133 | 33 | Port 25 Receive Packet Length Count |

## The Transmit Count

| 0134 | 34 | Port 0 Transmit Packet Count | 014 E | 4 E | Port 0 Transmit Packet Length <br> Count |
| :--- | :--- | :--- | :--- | :--- | :--- |

ADM6918/X

Switch Register Map

| Offset Hex | Index | Description | Offset Hex | Index | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0135 | 35 | Port 1 Transmit Packet Count | 014F | 4F | Port 1 Transmit Packet Length Count |
| 0136 | 36 | Port 2 Transmit Packet Count | 0150 | 50 | Port 2 Transmit Packet Length Count |
| 0137 | 37 | Port 3 Transmit Packet Count | 0151 | 51 | Port 3 Transmit Packet Length Count |
| 0138 | 38 | Port 4 Transmit Packet Count | 0152 | 52 | Port 4 Transmit Packet Length Count |
| 0139 | 39 | Port 5 Transmit Packet Count | 0153 | 53 | Port 5 Transmit Packet Length Count |
| 013A | 3A | Port 6 Transmit Packet Count | 0154 | 54 | Port 6 Transmit Packet Length Count |
| 013B | 3B | Port 7 Transmit Packet Count | 0155 | 55 | Port 7 Transmit Packet Length Count |
| 013C | 3C | Port 8 Transmit Packet Count | 0156 | 56 | Port 8 Transmit Packet Length Count |
| 013D | 3D | Port 9 Transmit Packet Count | 0157 | 57 | Port 9 Transmit Packet Length Count |
| 013E | 3E | Port 10 Transmit Packet Count | 0158 | 58 | Port 10 Transmit Packet Length Count |
| 013F | 3F | Port 11 Transmit Packet Count | 0159 | 59 | Port 11 Transmit Packet Length Count |
| 0140 | 40 | Port 12 Transmit Packet Count | 015A | 5A | Port 12 Transmit Packet Length Count |
| 0141 | 41 | Port 13 Transmit Packet Count | 015B | 5B | Port 13 Transmit Packet Length Count |
| 0142 | 42 | Port 14 Transmit Packet Count | 015C | 5C | Port 14 Transmit Packet Length Count |
| 0143 | 43 | Port 15 Transmit Packet Count | 015D | 5D | Port 15 Transmit Packet Length Count |
| 0144 | 44 | Port 16 Transmit Packet Count | 015E | 5E | Port 16 Transmit Packet Length Count |
| 0145 | 45 | Port 17 Transmit Packet Count | 015F | 5F | Port 17 Transmit Packet Length Count |
| 0146 | 46 | Port 18 Transmit Packet Count | 0160 | 60 | Port 18 Transmit Packet Length Count |
| 0147 | 47 | Port 19 Transmit Packet Count | 0161 | 61 | Port 19 Transmit Packet Length Count |
| 0148 | 48 | Port 20 Transmit Packet Count | 0162 | 62 | Port 20 Transmit Packet Length Count |
| 0149 | 49 | Port 21 Transmit Packet Count | 0163 | 63 | Port 21 Transmit Packet Length Count |
| 014A | 4A | Port 22 Transmit Packet Count | 0164 | 64 | Port 22 Transmit Packet Length Count |

ADM6918/X

Switch Register Map

Table 40 Counter Register: Offset $\mathbf{0 1 0 0}_{\mathrm{H}} \sim^{\sim 167_{H}}$ (cont'd)

| Offset Hex | Index | Description | Offset Hex | Index | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 014B | 4B | Port 23 Transmit Packet Count | 0165 | 65 | Port 23 Transmit Packet Length <br> Count |
| 014C | 4C | Port 24 Transmit Packet Count | 0166 | 66 | Port 24 Transmit Packet Length <br> Count |
| 014 D | 4D | Port 25 Transmit Packet Count | 0167 | 67 | Port 25 Transmit Packet Length <br> Count |

Error and Collision Count

| 0168 | 68 | Port 0 Receive Error Count | 0182 | 82 | Port 0 Collision Count |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0169 | 69 | Port 1 Receive Error Count | 0183 | 83 | Port 1 Collision Count |
| 016A | 6A | Port 2 Receive Error Count | 0184 | 84 | Port 2 Collision Count |
| 016B | 6B | Port 3 Receive Error Count | 0185 | 85 | Port 3 Collision Count |
| 016C | 6C | Port 4 Receive Error Count | 0186 | 86 | Port 4 Collision Count |
| 016D | 6D | Port 5 Receive Error Count | 0187 | 87 | Port 5 Collision Count |
| 016E | 6E | Port 6 Receive Error Count | 0188 | 88 | Port 6 Collision Count |
| 016F | 6F | Port 7 Receive Error Count | 0189 | 89 | Port 7 Collision Count |
| 0170 | 70 | Port 8 Receive Error Count | 018A | 8A | Port 8 Collision Count |
| 0171 | 71 | Port 9 Receive Error Count | 018B | 8B | Port 9 Collision Count |
| 0172 | 72 | Port 10 Receive Error Count | 018C | 8C | Port 10 Collision Count |
| 0173 | 73 | Port 11 Receive Error Count | 018D | 8D | Port 11 Collision Count |
| 0174 | 74 | Port 12 Receive Error Count | 018E | 8E | Port 12 Collision Count |
| 0175 | 75 | Port 13 Receive Error Count | 018F | 8F | Port 13 Collision Count |
| 0176 | 76 | Port 14 Receive Error Count | 0190 | 90 | Port 14 Collision Count |
| 0177 | 77 | Port 15 Receive Error Count | 0191 | 91 | Port 15 Collision Count |
| 0178 | 78 | Port 16 Receive Error Count | 0192 | 92 | Port 16 Collision Count |
| 0179 | 79 | Port 17 Receive Error Count | 0193 | 93 | Port 17 Collision Count |
| 017A | 7A | Port 18 Receive Error Count | 0194 | 93 | Port 18 Collision Count |
| 017B | 7B | Port 19 Receive Error Count | 0195 | 95 | Port 19 Collision Count |
| 017C | 7C | Port 20 Receive Error Count | 0196 | 96 | Port 20 Collision Count |
| 017D | 7D | Port 21 Receive Error Count | 0197 | 97 | Port 21 Collision Count |
| 017E | 7E | Port 22 Receive Error Count | 0198 | 98 | Port 22 Collision Count |
| 017F | 7F | Port 23 Receive Error Count | 0199 | 99 | Port 23 Collision Count |
| 0180 | 80 | Port 24 Receive Error Count | 019A | 9A | Port 24 Collision Count |
| 0181 | 81 | Port 25 Receive Error Count | 019B | 9B | Port 25 Collision Count |

ADM6918/X

## 6 Electrical Specifications

### 6.1 DC Characteristics

### 6.1.1 Absolute Maximum Ratings

Table 41 Electrical Absolute Maximum Ratings

| Parameter | Symbol | Values |  |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Note / Test Condition |  |  |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |  |
| 3.3 V Power Supply | $V_{\mathrm{CCO}}$ | 3.0 | - | 3.6 | V | - |
| 1.8 V Power Supply | $V_{\mathrm{CCIK}}$ | 1.71 | - | 1.89 | V | - |
| Input Voltage | $V_{\mathrm{IN}}$ | -0.3 | - | $V_{\mathrm{CC} 33}+$ <br> 0.3 | V | - |
| Output Voltage | $V_{\text {out }}$ | -0.3 | - | $V_{\mathrm{CC} 33}+$ <br> 0.3 | V | - |
| Storage Temperature | $T_{\mathrm{STG}}$ | -55 | - | 155 | ${ }^{\circ} \mathrm{C}$ | - |
| Power Dissipation | $P_{\mathrm{D}}$ | - | - | 1.0 | W | - |
| ESD Rating | $E S D$ | - | - | 3000 | V | - |

### 6.1.2 Recommended Operating Conditions

Table 42
Recommended Operating Conditions

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| Power Supply | $V_{\mathrm{CC}}$ | 3.135 | 3.3 | 3.465 | V | - |
| Input Voltage | $V_{\mathrm{IN}}$ | 0 | - | $V_{\mathrm{CC}}$ | V | - |
| Junction Operating <br> Temperature | $T_{\mathrm{j}}$ | 0 | 25 | 115 | ${ }^{\circ} \mathrm{C}$ | - |

### 6.1.3 DC Electrical Characteristics for 3.3 V Operation

Under $V_{\mathrm{cc}}=3.0 \mathrm{~V} \sim 3.6 \mathrm{~V}, T_{\mathrm{j}}=0^{\circ} \mathrm{C} \sim 115^{\circ} \mathrm{C}$
Table 43 DC Electrical Characteristics for 3.3 V Operation

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| Input Low Voltage | $V_{\mathrm{IL}}$ | - | - | 0.8 | V | TTL |
| Input High Voltage | $V_{\mathrm{IH}}$ | 2.0 | - | - | V | TTL |
| Output Low Voltage | $V_{\mathrm{OL}}$ | - | - | 0.4 | V | TTL |
| Output High Voltage | $V_{\mathrm{OH}}$ | 2.3 | - | - | V | TTL |
| Input Pull-up/down Resistance | $R_{\mathrm{I}}$ | - | 50 | - | $\mathrm{K} \Omega$ | $V_{\mathrm{IL}}=0 \mathrm{~V}$ or $V_{\mathrm{IH}}=V_{\mathrm{CC}}$ |

### 6.2 AC Characteristics

### 6.2.1 XI/OSCI (Crystal/Oscillator) Timing



Figure 13 Crystal/Oscillator Timing
Table 44 Crystal/Oscillator Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| XI/OSCI Clock Period | $t_{-}$XI_PER | $20.0-$ <br> 50 ppm | 20.0 | $20.0+$ <br> 50 ppm | ns | - |
| XI/OSCI Clock High | $t_{\text {_XI_HI }}$ | 8 | 10.0 | - | ns | - |
| XI/OSCI Clock Low | $t_{\text {_XI_LO }}$ | 8 | 10.0 | - | ns | - |
| XI/OSCI Clock Rise Time, $\mathrm{V}_{\mathrm{IL}}$ <br> (max) to $\mathrm{V}_{\text {IH }}(\min )$ | $t_{\text {_XI_RISE }}$ | - | - | 2 | ns | - |
| XI/OSCI Clock Fall Time, $\mathrm{V}_{\text {IH }}$ <br> $(\min )$ to $\mathrm{V}_{\mathrm{IL}}$ (max) | $t_{\text {_XI_FALL }}$ | - | - | 2 | ns | - |

### 6.2.2 <br> Power On Reset

ADM6918/X


Figure 14 Power on Reset Timing

Table 45 Power on Reset Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| RST Low Period |  | 150 | - | - | ms | - |
| Start of Configuration Pins | $t_{\mathrm{CONF}}$ | 100 | - | - | ns | - |

### 6.2.3 EEPROM Interface Timing



Figure 15 EEPROM Interface Timing

Table 46 EEPROM Interface Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| EESK Period | $t_{\text {ESK }}$ | - | 3.2 | - | $\mu \mathrm{s}$ | - |
| EESK Low Period | $t_{\text {ESKL }}$ | - | 1.6 | - | $\mu \mathrm{s}$ | - |
| EESK High Period | $t_{\text {ESKH }}$ | - | 1.6 | - | $\mu \mathrm{s}$ | - |
| EEDI to EESK Rising Setup <br> Time | $t_{\text {ERDS }}$ | 10 | - | - | ns | - |

ADM6918/X

Electrical Specifications

Table 46 EEPROM Interface Timing (cont'd)

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| EEDI to EESK Rising Hold <br> Time |  | 10 | - | - | ns | - |
| EESK Falling to EEDO Output <br> Delay Time | $t_{\text {EWDD }}$ | - | - | 20 | ns | - |

### 6.2.4 10Base-TX MII Output Timing



Figure 16 10Base-TX MII Output Timing

Table 47 10Base-TX MII Output Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| MII_TXCLK Period | $t_{\mathrm{CK}}$ | - | 400 | - | ns | - |
| MII_TXCLK Low Period | $t_{\mathrm{CKL}}$ | 160 | - | 240 | ns | - |
| MII_TXCLK High Period | $t_{\mathrm{CKH}}$ | 160 | - | 240 | ns | - |
| MII_TXD, MII_TXEN to <br> MII_TXCLK Rising Output <br> Delay | $t_{\mathrm{TXOD}}$ | 10 | - | 20 | ns | - |

### 6.2.5 10Base-TX MII Input Timing

ADM6918/X

Electrical Specifications


Figure 17 10Base-TX MII Input Timing

Table 48 10Base-TX MII Input Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| MII_RXCLK Period | $t_{\mathrm{CK}}$ | - | 400 | - | ns | - |
| MII_RXCLK Low Period | $t_{\mathrm{CKL}}$ | 160 | - | 240 | ns | - |
| MII_RXCLK High Period | $t_{\mathrm{CKH}}$ | 160 | - | 240 | ns | - |
| MII_CRS, MII_RXDV and <br> MII_RXD to MII_RXCLK rising <br> setup | $t_{\mathrm{RXS}}$ | 10 | - | - | ns | - |
| MII_CRS, MII_RXDV and <br> MII_RXD to MII_RXCLK rising <br> hold | $t_{\mathrm{RXH}}$ | 10 | - | - | ns | - |

### 6.2.6 100Base-TX MII Output Timing

ADM6918/X

Electrical Specifications


Figure 18 100Base-TX MII Output Timing

Table 49 100Base-TX MII Output Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| MII_TXCLK Period | $t_{\mathrm{CK}}$ | - | 40 | - | ns | - |
| MII_TXCLK Low Period | $t_{\mathrm{CKL}}$ | 16 | - | 24 | ns | - |
| MII_TXCLK High Period | $t_{\mathrm{CKH}}$ | 16 | - | 24 | ns | - |
| MII_TXD, MII_TXEN to <br> MII_TXCLK Rising Out put <br> Delay | $t_{\mathrm{TXOD}}$ | 10 | - | 20 | ns | - |

### 6.2.7 100Base-TX MII Input Timing



Figure 19 100Base-TX MII Input Timing

ADM6918/X

Electrical Specifications

Table 50 100Base-TX MII Input Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| MII_RXCLK Period |  | - | 40 | - | ns | - |
| MII_RXCLK Low Period | $t_{\mathrm{CKL}}$ | 16 | - | 24 | ns | - |
| MII_RXCLK High Period | $t_{\mathrm{CKH}}$ | 16 | - | 24 | ns | - |
| MII_CRS, MII_RXDV and <br> MII_RXD to MII_RXCLK rising <br> setup | $t_{\mathrm{RXS}}$ | 10 | - | - | ns | - |
| MII_CRS, MII_RXDV and <br> MII_RXD to MII_RXCLK rising <br> hold | $t_{\mathrm{RXH}}$ | 10 | - | - | ns | - |

### 6.2.8 Reduced MII Timing



Figure 20 Reduced MII Timing (1 of 2)


Figure 21 Reduced MII Timing (2 of 2)

ADM6918/X

Electrical Specifications

Table 51 Reduced MII Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| RMII_REFCLK Period |  | - | 20 | - | ns | - |
| RMII_REFCLK Low Period | $t_{\mathrm{CKL}}$ | - | 10 | - | ns | - |
| RMII_REFCLK High Period | $t_{\mathrm{CKH}}$ | - | 10 | - | ns | - |
| TXEN, TXD to REFCLK rising <br> setup time | $t_{\mathrm{TXS}}$ | 4 | - | - | ns | - |
| TXEN, TXD to REFCLK rising <br> hold time | $t_{\mathrm{TXH}}$ | 2 | - | - | ns | - |
| CSRDV, RXD to REFCLK <br> rising setup time | $t_{\mathrm{RXS}}$ | 4 | - | - | ns | - |
| CRSDV, RXD to REFCLK <br> rising hold time | $t_{\mathrm{RXH}}$ | 2 | - | - | ns | - |

### 6.2.9 SS_SMII Transmit Timing



Figure 22 SS_SMII Transmit Timing

Table 52 SS_SMII Transmit Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| SS_SMII Output Clock Period | $t_{\text {CK }}$ | - | 8 | - | ns | - |
| SS_SMII Output Clock Low Period | $t_{\text {CKL }}$ | - | 4 | - | ns | - |
| R SS_SMII Output Clock High Period | $t_{\text {CKH }}$ | - | 4 | - | ns | - |
| Txdata/TxSync output delay to CLK_TX | $t_{\mathrm{OD}}$ | 2 | - | 5 | ns | - |
| Txdata/RxSync Rise/Fall Time | $t_{\text {TRN }}$ | - | 1 | - | ns | - |

ADM6918/X

### 6.2.10 SS_SMII Receive Timing



Figure 23 SS_SMII Receive Timing

Table 53 SS_SMII Receive Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| SS_SMII CLK_RX Clock <br> Period | $t_{\mathrm{CK}}$ | - | 8 | - | ns | - |
| SS_SMII CLK_RX Low Period | $t_{\mathrm{CKL}}$ | - | 4 | - | ns | - |
| SS_SMII CLK_RX High Period | $t_{\mathrm{CKH}}$ | - | 4 | - | ns | - |
| Rxdata/RxSync setup to <br> CLK_RX rising edge | $t_{\mathrm{DS}}$ | 1.5 | - | - | ns | - |
| Rxdata/RxSync hold from <br> CLK_RX rising edge | $t_{\mathrm{DH}}$ | 1 | - | - | ns | - |

ADM6918/X

### 6.2.11 Serial Management Interface (SDC/SDIO) Timing

SDC/SDIO timing is same as MDC/MDIO except Data Length is 32 bits.


Figure 24 Serial Management Interface (SDC/SDIO) Timing
Table 54 Serial Management Interface (SDC/SDIO) Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| SS_SMII CLK_RX Clock <br> Period | $t_{\mathrm{CK}}$ | - | 400 | - | ns | - |
| SS_SMII CLK_RX Low Period | $t_{\mathrm{CKL}}$ | - | 200 | - | ns | - |
| SS_SMII CLK_RX High Period | $t_{\mathrm{CKH}}$ | - | 200 | - | ns | - |
| S DC to S DIO Output Delay | $t_{\mathrm{OD}}$ | - | - | 20 | ns | - |
| S DIO Input to S DC Setup <br> Time | $t_{\mathrm{DS}}$ | 10 | - | - | ns | - |
| S DIO Input to S DC Hold Time | $t_{\mathrm{DH}}$ | 10 | - | - | ns | - |

## $7 \quad$ Packaging



Figure 25 ADM6918/X Packaging

