

LTC2500-32

32-Bit Over-Sampling ADC with Configurable Digital Filter

FEATURES

- ±0.5ppm INL (Typ)
- 104dB SNR (Typ) at 1Msps
- 148dB Dynamic Range (Typ) at 61sps
- **Guaranteed 32-Bits No Missing Codes**
- Configurable Digital Filter with Synchronization
 - Relaxed Anti-Aliasing Filter Requirements
- Dual Output 32-Bit SAR ADC
 - 32-Bit Digitally Filtered Low Noise Output
 - 24-Bit Differential + 7-Bit Common Mode 1Msps **Output with Overrange Detection**
- Wide Input Common-Mode Range
- Guaranteed Operation to 85°C
- 1.8V to 5V SPI-Compatible Serial I/O
- Low Power: 24mW at 1Msps
- 24-Lead 7mm × 4mm DFN Packages

APPLICATIONS

- Seismology
- **Energy Exploration**
- Automatic Test Equipment
- **High Accuracy Instrumentation**

DESCRIPTION

The LTC[®]2500-32 is a low noise, low power, high performance 32-bit ADC with an integrated configurable digital filter. Operating from a single 2.5V supply, the LTC2500-32 features a fully differential input range up to $\pm V_{\text{RFF}}$, with V_{BFF} ranging from 2.5V to 5.1V. The LTC2500-32 supports a wide common mode range from OV to V_{RFF} simplifying analog signal conditioning requirements.

The LTC2500-32 simultaneously provides two output codes: (1) a 32-bit digitally filtered high precision low noise code, and (2) a 32-bit no latency composite code. The configurable digital filter reduces measurement noise by lowpass filtering and down-sampling the stream of data from the SAR ADC core, giving the 32-bit filtered output code. The 32-bit composite code consists of an overrange detection bit, a 24-bit code representing the differential input voltage and a 7-bit code representing the common mode input voltage. The 32-bit composite code is available each conversion cycle, with no cycle of latency.

The digital filter is highly configurable through the SPIcompatible interface and features many distinct filter types that suit a variety of applications. The digital lowpass filter relaxes the requirements for analog anti-aliasing. Multiple LTC2500-32 devices can be easily synchronized using the SYNC pin.

 $oldsymbol{\sigma}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. patents, including 7705765, 7961132, 8319673, 8576104, 8810443, 9231611, 9054727, 9331709 and patents pending.






TABLE OF CONTENTS

Features	1
Applications	1
Typical Application	1
Description	
Absolute Maximum Ratings	3
Pin Configuration	3
Order Information	
Electrical Characteristics	
Converter Characteristics for Filtered Output (SDOA)	
Dynamic Accuracy for Filtered Output (SDOA)	4
Converter Characteristics for No latency Output (SDOB)	4
Dynamic Accuracy for No Latency Output (SDOB)	5
Reference Input	
Digital Inputs and Digital Outputs	6
Power Requirements	6
ADC Timing Characteristics	6
Typical Performance Characteristics	
Pin Functions	
Functional Block Diagram	
Timing Diagram	
Applications Information	
Overview	
Converter Operation	
Transfer Function	
Analog Input	
Input Drive Circuits	
ADC Reference	
Dynamic Performance	
Power Considerations	
Timing and Control	
Decimation Filters	
Digital Filter Types	
Digital Interface	
Preset Filter Modes	
Filtered Output Data	
No Latency Output Data	
Board Layout	
Package Description	
Typical Application	
Related Parts	54


ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltage (V _{DD})	2.8V
Supply Voltage (OV _{DD}).	6V
	6V
Analog Input Voltage (N	
IN ⁺ , IN ⁻	(GND – 0.3V) to (REF + 0.3V)
Digital Input Voltage	
(Note 3)	(GND – 0.3V) to (OV _{DD} + 0.3V)

Digital Output Voltage	
(Note 3) (GNE	$0 - 0.3V$) to ($0V_{DD} + 0.3V$)
Power Dissipation	
Operating Temperature Range	
LTC2500C-32	0°C to 70°C
LTC2500I-32	40°C to 85°C
Storage Temperature Range	65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LTC2500-32#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING* PACKAGE DESCRIPTION		TEMPERATURE RANGE
LTC2500CDKD-32#PBF	LTC2500CDKD-32#TRPBF	250032	24-Lead (7mm × 4mm) Plastic DFN	0°C to 70°C
LTC2500IDKD-32#PBF	LTC2500IDKD-32#TRPBF	250032	24-Lead (7mm × 4mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IN} +	Absolute Input Range (IN ⁺)	(Note 5)		0		V _{REF}	V
V _{IN} ⁻	Absolute Input Range (IN ⁻)	(Note 5)	•	0		V _{REF}	V
$V_{IN}^+ - V_{IN}^-$	Input Differential Voltage Range	$V_{IN} = V_{IN}^+ - V_{IN}^-$	•	-V _{REF}		V _{REF}	V
V _{CM}	Common Mode Input Range		•	0		V _{REF}	V
I _{IN}	Analog Input Leakage Current				10		nA
C _{IN}	Analog Input Capacitance	Sample Mode Hold Mode			45 5		pF pF
CMRR	Input Common Mode Rejection Ratio	No Latency Output $V_{IN}^+ = V_{IN}^- = 4.5V_{P-P}$, 2kHz Sine			128		dB

CONVERTER CHARACTERISTICS FOR FILTERED OUTPUT (SDOA)

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SYMBOL DF INL ZSE	Resolution		•	32			Bits
	No Missing Codes		•	32			Bits
	Transition Noise	(Note 6) See Table 2					
DF	Down-Sampling Factor			4		16384	
INL	Integral Linearity Error	(Notes 7, 8)	•	-2	±0.5	2	ppm
ZSE	Zero-Scale Error	(Notes 7, 9)	•	13	0	13	ppm
	Zero-Scale Error Drift	(Note 7)			±0.007		ppm/°C
FSE	Full-Scale Error	(Notes 7, 9)	•	-100	±10	100	ppm
	Full-Scale Error Drift	(Note 7)			±0.05		ppm/°C

DYNAMIC ACCURACY FOR FILTERED OUTPUT (SDOA)

The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C and ssinc filter. (Notes 4, 9)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
DR	Dynamic Range	$ \begin{array}{l} DF = 4 \\ IN^+ = IN^- = V_{CM}, V_{REF} = 5V, DF = 64 \\ IN^+ = IN^- = V_{CM}, V_{REF} = 5V, DF = 1024 \end{array} $	•••	110 122 129.5	116 128 138		dB dB dB

CONVERTER CHARACTERISTICS FOR NO LATENCY OUTPUT (SDOB) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C.

(Notes 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	Resolution: Differential Common Mode		•	24 7			Bits Bits
	No Missing Codes: Differential Common Mode		•	24 7			Bits Bits
	Transition Noise: Differential Common Mode				2.3 1		ppm _{RMS} LSB _{RMS}



CONVERTER CHARACTERISTICS FOR NO LATENCY OUTPUT (SDOB) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C.

(Notes 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
INL	Integral Linearity Error: Differential Common Mode 7-Bit Outpu	7-Bit Output	•	-2	±0.5 ±0.1	2	ppm LSB
ZSE	Zero-Scale Error: Differential Common Mode	7-Bit Output	•	-13	0 ±1	13	ppm LSB
	Zero-Scale Error Drift: Differential				±14		ppm/°C
FSE	Full-Scale Error: Differential Common Mode	7-Bit Output	•	-100	±10 ±1	100	ppm LSB
	Full-Scale Error Drift: Differential				±0.05		ppm/°C

DYNAMIC ACCURACY FOR NO LATENCY OUTPUT (SDOB)

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C and A_{IN} = -1dBFS. The specifications are for the differential output (Notes 4, 10)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SINAD	Signal-to-(Noise + Distortion) Ratio	f _{IN} = 2kHz, V _{REF} = 5V	•	100	104		dB
SNR	Signal-to-Noise Ratio	f _{IN} = 2kHz, V _{REF} = 5V	•	100	104		dB
THD	Total Harmonic Distortion	$ f_{IN} = 2kHz, V_{REF} = 5V \\ f_{IN} = 2kHz, V_{REF} = 2.5V $	•		-120 -120	-114 -113	dB dB
SFDR	Spurious Free Dynamic Range	f _{IN} = 2kHz, V _{REF} = 5V	•	115	128		dB
	–3dB Input Linear Bandwidth				34		MHz
	Aperture Delay				500		ps
	Aperture Jitter				4		ps _{RMS}
	Transient Response	Full-Scale Step			125		ns

REFERENCE INPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Notes 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{REF}	Reference Voltage	(Note 5)	٠	2.5		5.1	V
I _{REF}	Reference Input Current	(Note 11)			0.9	1.4	mA



DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IH}	High Level Input Voltage		•	0.8 • 0V _{DD}			V
V _{IL}	Low Level Input Voltage		•			0.2 • OV _{DD}	V
I _{IN}	Digital Input Current	V _{IN} = 0V to 0V _{DD}	•	-10		10	μA
CIN	Digital Input Capacitance				5		pF
V _{OH}	High Level Output Voltage	I ₀ = −500 μA	•	0V _{DD} - 0.2			V
V _{OL}	Low Level Output Voltage	I ₀ = 500 μA	•			0.2	V
I _{OZ}	Hi-Z Output Leakage Current	V _{OUT} = 0V to 0V _{DD}	•	-10		10	μA
ISOURCE	Output Source Current	V _{OUT} = 0V			-10		mA
I _{SINK}	Output Sink Current	$V_{OUT} = OV_{DD}$			10		mA

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{DD}	Supply Voltage		•	2.375	2.5	2.625	V
0 _{VDD}	Supply Voltage		•	1.71		5.25	V
I _{VDD} I _{OVDD} I _{PD}	Supply Current Supply Current Power Down Mode	1Msps Sample Rate 1Msps Sample Rate (C _L = 20pF) Conversion Done (I _{VDD} + I _{OVDD} + I _{REF})	•		9.5 1 6	14 350	mA mA μA
P _D	Power Dissipation Power Down Mode	1Msps Sample Rate (I _{VDD}) Conversion Done (I _{VDD} + I _{OVDD} + I _{REF})			24 15	35 875	mW μW

ADC TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f _{SMPL}	Maximum Sampling Frequency					1	Msps
f _{DRA}	Output Data Rate at SDOA		•			250	ksps
f _{DRB}	Output Data Rate at SDOB					1	Msps
t _{CONV}	Conversion Time		•	600		660	ns
t _{ACQ}	Acquisition Time	$t_{ACQ} = t_{CYC} - t_{CONV} - t_{BUSYLH}$ (Note 12)	•	327			ns
t _{CYC}	Time Between Conversions			1000			ns
t _{MCLKH}	Conversion High Time		•	20			ns
t _{MCLKL}	Minimum Low Time for MCLK	(Note 13)		20			ns
t _{BUSYLH}	MCLK↑ to BUSY↑ Delay	C _L = 20pF	•			13	ns
t _{QUIET}	SCKA, SCKB Quiet Time from MCLK↑	(Note 12)		10			ns
t _{SCKA}	SCKA Period	(Notes 13, 14)	•	10			ns
t _{SCKAH}	SCKA High Time			4			ns
t _{SCKAL}	SCKA Low Time		•	4			ns
t _{ssdiscka} t _{hsdiscka}	SD1 Setup Time from SCKA↑ SD1 Hold Time from SCKA↑	(Note 13) (Note 13)	•	4 1			ns ns
t _{dsdoa}	SDOA Data Valid Delay from SCKA↑	$ \begin{array}{l} C_L = 20 p F, \ 0 V_{DD} = 5.25 V \\ C_L = 20 p F, \ 0 V_{DD} = 2.5 V \\ C_L = 20 p F, \ 0 V_{DD} = 1.71 V \end{array} $	•			8.5 8.5 9.5	ns ns ns





ADC TIMING CHARACTERISTICS The \bullet der temperature range, otherwise specifications are at T_A = 25°C. (Note 4) The • denotes the specifications which apply over the full operating

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
t _{hsdoa}	SDOA Data Remains Valid Delay from SCKA↑	C _L = 20pF (Note 12)	•	1			ns
t _{DSDOADRLL}	SDOA Data Valid Delay from DRL \downarrow	C _L = 20pF (Note 12)	•			5	ns
t _{ENA}	Bus Enable Time After RDLA↓	(Note 13)	•			16	ns
t _{DISA}	Bus Relinquish Time After RDLA↑	(Note 13)	•			13	ns
t _{SCKB}	SCKB Period	(Notes 13, 14)	•	10			ns
t _{SCKBH}	SCKB High Time		•	4			ns
t _{SCKBL}	SCKB Low Time		•	4			ns
t _{dsdob}	SDOB Data Valid Delay from SCKB↑		•			8.5 8.5 9.5	ns ns ns
t _{HSDOB}	SDOB Data Remains Valid Delay from SCKB↑	C _L = 20pF (Note 12)	•	1			ns
t _{DSDOBBUSYL}	SDOB Data Valid Delay from $BUSY \downarrow$	C _L = 20pF (Note 12)	•			5	ns
t _{ENB}	Bus Enable Time After RDLB↓	(Note 13)	•			16	ns
t _{DISB}	Bus Relinquish Time After RDLB↑	(Note 13)	•			13	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

Note 3: When these pin voltages are taken below ground or above REF or O_{VDD}, they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground or above REF or OV_{DD} without latchup.

Note 4: V_{DD} = 2.5V, OV_{DD} = 2.5V, REF = 5V, V_{CM} = 2.5V, f_{SMPL} = 1MHz. Note 5: Recommended operating conditions.

Note 6: Transition noise is defined as the noise level of the ADC with IN⁺ and IN⁻ shorted.

Note 7: The DC specifications at SDOA are measured and guaranteed at SDOB. The operation of the digital filters is tested separately to guarantee the same DC specifications at SDOA.

Note 8: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 9: Bipolar zero-scale error is the offset voltage measured from

-0.5LSB when the output code flickers between 0000 0000 0000 0000 0000 0000 0000 0000 and 1111 1111 1111 1111 1111 1111 1111 1111. Full-scale bipolar error is the worst-case of -FS or +FS untrimmed deviation from ideal first and last code transitions and includes the effect of offset error.

Note 10: All specifications in dB are referred to a full-scale ±5V input with a 5V reference voltage.

Note 11: $f_{SMPL} = 1 MHz$, I_{REF} varies proportionally with sample rate.

Note 12: Guaranteed by design, not subject to test.

Note 13: Parameter tested and guaranteed at $OV_{DD} = 1.71V$, $OV_{DD} = 2.5V$ and $OV_{DD} = 5.25V$.

Note 14: t_{SCKA}, t_{SCKB} of 10ns maximum allows a shift clock frequency up to 100MHz for rising edge capture.






Figure 1. Voltage Levels for Timing Specifications



TYPICAL PERFORMANCE CHARACTERISTICS REF = 5V, f_{SMPL} = 1Msps, no latency output, unless otherwise noted. $T_A = 25^{\circ}C, V_{DD} = 2.5V, OV_{DD} = 2.5V, V_{CM} = 2.5V,$




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 2.5V$, $0V_{DD} = 2.5V$, $V_{CM} = 2.5V$, REF = 5V, $f_{SMPL} = 1Msps$, no latency output, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS

REF = 5V, $f_{SMPL} = 1Msps$, no latency output, unless otherwise noted.



 $T_A = 25^{\circ}C, V_{DD} = 2.5V, 0V_{DD} = 2.5V, V_{CM} = 2.5V,$



PIN FUNCTIONS

RDLA (Pin 1): Read Low Input A (Filtered Output). When RDLA is low, the serial data output A (SDOA) pin is enabled. When RDLA is high, SDOA pin is in a high impedance state. Logic levels are determined by OV_{DD}.

RDLB (Pin 2): Read Low Input B (No Latency Output). When RDLB is low, the serial data output B (SDOB) pin is enabled. When RDLB is high, SDOB pin is in a high impedance state. Logic levels are determined by OV_{DD} .

 V_{DD} (Pin 3): 2.5V Power Supply. The range of V_{DD} is 2.375V to 2.625V. Bypass V_{DD} to GND with a 10µF ceramic capacitor.

GND (Pins 4, 7, 11, 12, 23, 24): Ground.

IN⁺ (Pin 5): Positive Analog Input.

IN⁻ (Pin 6): Negative Analog Input.

REF (Pins 8, 9): Reference Input. The range of REF is 2.5V to 5.1V. This pin is referred to the GND pin and should be decoupled closely to the pin with a 47μ F ceramic capacitor (X7R, 1210 size, 10V rating).

PRE (Pin 10): Preset Input. By setting PRE high, the SDI pin is used to select between two preset digital filter modes. Setting PRE low allows the digital filter to be configured by entering a configuration word at SDI. Logic levels are determined by REF, with range of REF being 2.5V to 5.1V.

MCLK (Pin 13): Master Clock Input. A rising edge on this input powers up the part and initiates a new conversion. Logic levels are determined by OV_{DD}.

SYNC (Pin 14): Synchronization Input. A pulse on this input is used to synchronize the phase of the digital filter. When applied across multiple devices, a SYNC pulse synchronizes all the devices to the same phase. Logic levels are determined by OV_{DD}.

DRL (Pin 15): Data Ready Low Output. A falling edge on this pin indicates that a new filtered output code is available in the output register of SDOA. Logic levels are determined by OV_{DD}.

SDI (Pin 16): Serial Data Input. Data provided on this line, in synchrony with SCKA, can be used to program the digital filter and DGC/DGE modes. Input data on SDI is latched on rising edges of SCKA. Logic levels are determined by OV_{DD}.

SDOA (Pin 17): Serial Data Output A (Filtered Output). The filtered output code appears on this pin (MSB first) on each rising edge of SCKA. The output data is in 2's complement format. Logic levels are determined by OV_{DD}.

SCKA (Pin 18): Serial Data Clock Input A (Filtered Output). When SDOA is enabled, the filtered output code is shifted out (MSB first) on the rising edges of this clock. Logic levels are determined by OV_{DD} .

SCKB (Pin 19): Serial Data Clock Input B (No Latency Output). When SDOB is enabled, the no latency output code is shifted out (MSB first) on the rising edges of this clock. Logic levels are determined by OV_{DD}.

SDOB (Pin 20): Serial Data Output B (No Latency Output). The 32-bit no latency composite output code appears on this pin (MSB first) on each rising edge of SCKB. The output data is in 2's complement format. Logic levels are determined by OV_{DD}.


BUSY (Pin 21): BUSY Indicator. Goes high at the start of a new conversion and returns low when the conversion has finished. Logic levels are determined by OV_{DD} .

 OV_{DD} (Pin 22): I/O Interface Digital Power. The range of OV_{DD} is 1.71V to 5.25V. This supply is nominally set to the same supply as the host interface (1.8V, 2.5V, 3.3V, or 5V). Bypass OV_{DD} to GND (Pin 23) with a 0.1µF capacitor.

GND (Exposed Pad Pin 25): Ground. Exposed pad must be soldered directly to the ground plane.




FUNCTIONAL BLOCK DIAGRAM





TIMING DIAGRAM





OVERVIEW

The LTC2500-32 is a low noise, low power, high performance 32-bit ADC with an integrated configurable digital filter. Operating from a single 2.5V supply, the LTC2500-32 features a fully differential input range up to $\pm V_{REF}$, with V_{REF} ranging from 2.5V to 5.1V. The LTC2500-32 supports a wide common mode range from 0V to V_{REF} simplifying analog signal conditioning requirements.

The LTC2500-32 simultaneously provides two output codes: (1) a 32-bit digitally filtered high precision low noise code, and (2) a 32-bit no latency composite code. The configurable digital filter reduces measurement noise by lowpass filtering and down-sampling the stream of data from the SAR ADC core, giving the 32-bit filtered output code. The 32-bit composite code consists of an overrange detection bit, a 24-bit code representing the differential input voltage and a 7-bit code representing the common mode input voltage. The 32-bit composite code is available each conversion cycle, with no cycle of latency.

The digital filter is highly configurable through the SPIcompatible interface and features many distinct filter types that suit a variety of applications. The digital lowpass filter relaxes the requirements for analog anti-aliasing. Multiple LTC2500-32 devices can be easily synchronized using the SYNC pin.

CONVERTER OPERATION

The LTC2500-32 operates in two phases. During the acquisition phase, a 32-bit charge redistribution capacitor D/A converter (CDAC) is connected to the IN⁺ and IN⁻ pins to sample the analog input voltages. A rising edge on the MCLK pin initiates a conversion. During the conversion phase, the 32-bit CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled inputs with binary-weighted fractions of the reference voltage (e.g. V_{REF}/2, V_{REF}/4 ... V_{REF}/4294967296). At the end of conversion, the CDAC output approximates the sampled analog input. The ADC control logic then passes the 32-bit digital output code to the digital filter for further processing. The LTC2500-32 also has an overrange detector. The overrange detector bit is flagged as 1 if the differential input exceeds $\pm V_{\text{REF}},$ and is updated every conversion cycle. The 1-bit overrange detector bit,

a 24-bit code representing the differential voltage and a 7-bit code representing the common mode voltage are combined to form a 32-bit composite code. The 32-bit composite code is available each conversion cycle, without any cycle of latency.

TRANSFER FUNCTION

The LTC2500-32 digitizes the full-scale differential voltage of $2 \times V_{REF}$ into 2^{32} levels, resulting in an LSB size of 2.3nV with a 5V reference. The ideal transfer function is shown in Figure 2. The output data is in 2's complement format.




Figure 2. LTC2500-32 Transfer Function

ANALOG INPUT

The LTC2500-32 samples the voltage difference ($IN^+ - IN^-$) between its analog input pins over a wide common mode input range while attenuating unwanted signals common to both input pins by the common-mode rejection ratio (CMRR) of the ADC. Wide common mode input range coupled with high CMRR allows the IN^+/IN^- analog inputs to swing with an arbitrary relationship to each other, provided each pin remains between GND and V_{REF}. This unique feature of the LTC2500-32 enables it to accept a wide variety of signal swings, including traditional classes of analog input signals such as pseudo-differential unipolar, pseudo-differential bipolar, and fully differential, thereby simplifying signal chain design.

In the acquisition phase, each input sees approximately 45pF (C_{IN}) from the sampling circuit in series with 40 Ω (R_{ON}) from the on-resistance of the sampling switch.



The inputs draw a current spike while charging the $C_{\rm IN}$ capacitors during acquisition. During conversion, the analog inputs draw only a small leakage current.




Figure 3. The Equivalent Circuit for the Differential Analog Input of the LTC2500-32


INPUT DRIVE CIRCUITS


A low impedance source can directly drive the high impedance inputs of the LTC2500-32 without gain error. A high impedance source should be buffered to minimize settling time during acquisition and to optimize ADC linearity. For best performance, a buffer amplifier should be used to drive the analog inputs of the LTC2500-32. The amplifier provides low output impedance, which produces fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the ADC inputs.

Noise and Distortion

The noise and distortion of the input buffer amplifier and other supporting circuitry must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier with a low bandwidth filter to minimize noise. The simple one-pole RC lowpass filter (LPF1) shown in Figure 4 is sufficient for many applications.

A coupling filter network (LPF2) should be used between the buffer and ADC input to minimize disturbances reflected into the buffer from sampling transients. Long RC time constants at the analog inputs will slow down the settling of the analog inputs. Therefore, LPF2 typically requires a wider bandwidth than LPF1. This filter also helps minimize the noise contribution from the buffer. A buffer amplifier





with a low noise density must be selected to minimize degradation of SNR.

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self-heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

Input Currents

An important consideration when coupling an amplifier to the LTC2500-32 is in dealing with current spikes drawn by the ADC inputs at the start of each acquisition phase. The ADC inputs may be modeled as a switched capacitor load of the drive circuit. A drive circuit may rely partially on attenuating switched-capacitor current spikes with small filter capacitors C_{FILT} placed directly at the ADC inputs, and partially on the driver amplifier having sufficient bandwidth to recover from the residual disturbance. Amplifiers optimized for DC performance may not have sufficient bandwidth to fully recover at the ADC's maximum conversion rate, which can produce nonlinearity and other errors. Coupling filter circuits may be classified in three broad categories:

Fully Settled – This case is characterized by filter time constants and an overall settling time that is considerably shorter than the sample period. When acquisition begins, the coupling filter is disturbed. For a typical first order RC filter, the disturbance will look like an initial step with an exponential decay. The amplifier will have its own response to the disturbance, which may include ringing. If



the input settles completely (to within the accuracy of the LTC2500-32), the disturbance will not contribute any error.

Partially Settled – In this case, the beginning of acquisition causes a disturbance of the coupling filter, which then begins to settle out towards the nominal input voltage. However, acquisition ends (and the conversion begins) before the input settles to its final value. This generally produces a gain error, but as long as the settling is linear, no distortion is produced. The coupling filter's response is affected by the amplifier's output impedance and other parameters. A linear settling response to fast switched-capacitor current spikes can NOT always be assumed for precision, low bandwidth amplifiers. The coupling filter serves to attenuate the current spikes' high frequency energy before it reaches the amplifier.

Fully Averaged – If the coupling filter capacitors (C_{FILT}) at the ADC inputs are much larger than the ADC's sample capacitors (45pF), then the sampling glitch is greatly attenuated. The driving amplifier effectively only sees the average sampling current, which is quite small. At 1Msps, the equivalent input resistance is approximately 22k Ω (as shown in Figure 5), a benign resistive load for most precision amplifiers. However, resistive voltage division will occur between the coupling filter's DC resistance and the ADC's equivalent (switched-capacitor) input resistance, thus producing a gain error.




Figure 5. Equivalent Circuit for the Differential Analog Input of the LTC2500-32 at 1Msps

The input leakage currents of the LTC2500-32 should also be considered when designing the input drive circuit, because source impedances will convert input leakage currents to an added input voltage error. The input leakage currents, both common mode and differential, are typically




Figure 6. Common Mode and Differential Input Leakage Current Over Temperature

extremely small over the entire operating temperature range. Figure 6 shows the input leakage currents over temperature for a typical part.

Let R_{S1} and R_{S2} be the source impedances of the differential input drive circuit shown in Figure 7, and let I_{L1} and I_{L2} be the leakage currents flowing out of the ADC's analog inputs. The differential voltage error, V_E , due to the leakage currents can be expressed as:




Figure 7. Source Impedances of a Driver and Input Leakage Currents of the LTC2500-32

The common mode input leakage current, $(I_{L1} + I_{L2})/2$, is typically extremely small (Figure 6) over the entire operating temperature range and common mode input voltage range. Thus, any reasonable mismatch (below 5%) of the source impedances R_{S1} and R_{S2} will cause only a negligible error. The differential leakage current is also typically very small, and its nonlinear component is even smaller. Only the nonlinear component will impact the ADC's linearity.





For optimal performance, it is recommended that the source impedances, R_{S1} and R_{S2} , be between 5Ω and 50Ω and with 1% tolerance. For source impedances in this range, the voltage and temperature coefficients of R_{S1} and R_{S2} are usually not critical. The guaranteed AC and DC specifications are tested with 5Ω source impedances, and the specifications will gradually degrade with increased source impedances due to incomplete settling.

Arbitrary Analog Input Signals

The wide common mode input range and high CMRR of the LTC2500-32 allow analog inputs IN^+ and IN^- pins to swing with an arbitrary relationship to each other, provided that each pin remains between V_{REF} and GND. This unique feature of the LTC2500-32 enables it to accept a wide variety of signal swings, simplifying signal chain design.

Buffering AC Input Signals

It is recommended that the LTC2500-32 be driven using the LT6203 configured as two unity gain buffers when buffering high bandwidth input signals, as shown in Figure 8a. The LT6203 combines fast settling and good DC linearity with 1.9nV/RT(Hz) input-referred noise density, enabling it to achieve the full ADC data sheet SNR and THD specifications as shown in the FFT plot in Figure 8b.

Maximizing the SNR Using Fully Differential Input Drive

In order to maximize the SNR, the input signal swing must be maximized. A fully differential signal with a common-mode of $V_{\text{REF}}/2$ maximizes the input signal swing. The circuit in Figure 8a is capable of buffering such a signal.




Figure 8a. Buffering Two Single-Ended Analog Input Signals




Figure 8b. 128k Point FFT Plot with $F_{IN} = 2kHz$ for Circuit Shown in Figure 8a



If the input signal does not have a common-mode of $V_{REF}/2$ or is single-ended, the LTC6363 differential amplifier may be used in conjunction with the LT5400-4 precision resistors to produce a fully differential signal with a common-mode of $V_{REF}/2$. Figure 9a shows the LTC6363 buffering, level-shifting and performing a single-ended to differential conversion on a ±5V single-ended true bipolar input signal. The FFT in Figure 9b shows that near data sheet performance is obtained with this driver solution. Though not shown here, the LTC6363 may also be configured to amplify or attenuate a signal to match the full scale input range of the LTC2500-32.

Buffering DC Input Signals

The LTC2500-32 has excellent INL specifications. This makes the LTC2500-32 ideal for applications which require high DC accuracy, including parameters such as offset and offset drift. To maintain high accuracy over the

entire DC signal chain, amplifiers have to be selected very carefully. A large-signal open-loop gain of at least 126dB may be required to ensure 1ppm linearity for amplifiers configured for a gain of negative 1. However, less gain is sufficient if the amplifier's gain characteristic is known to be (mostly) linear. An amplifier's offset versus signal level must be considered for amplifiers configured as unity gain buffers. For example, 1ppm linearity may require that the offset is known to vary less than 5µV for a 5V swing. However, greater offset variations may be acceptable if the relationship is known to be (mostly) linear. Unity-gain buffer amplifiers typically require substantial headroom to the power supply rails for best performance. Inverting amplifier circuits configured to minimize swing at the amplifier input terminals may perform better with less headroom than unity-gain buffer amplifiers. The linearity and thermal properties of an inverting amplifier's feedback network should be considered carefully to ensure DC accuracy.




Figure 9a. Buffering and Converting a ±5V True Bipolar Input Signal to a Fully Differential Input




Figure 9b. 128k Point FFT Plot with F_{IN} = 2kHz f_{SMPL} = 800ksps for Circuit Shown in Figure 9a



Figure 10 shows a typical application where two single ended analog input voltages are buffered using the LTC2057. The LTC2057 is a high precision zero drift amplifier which complements the low offset and offset drift of the LTC2500-32. The LTC2057 is shown in a noninverting amplifier configuration. The LTC2500-32 has a guaranteed maximum offset error of $130\mu V$ (typical drift ± 0.007 ppm/°C), and a guaranteed maximum full-scale error of 150ppm (typical drift ± 0.05 ppm/°C). Low drift is important to maintain accuracy over a wide temperature range in a calibrated system.

Buffering Single-Ended Analog Input Signals

While the circuits shown in Figures 8a and 10 are capable of buffering single-ended input signals, the circuit shown in Figure 11 is preferable when the single-ended signal reference level is inherently low impedance and doesn't require buffering. This circuit eliminates one driver and lowpass filter, reducing part count, power dissipation, and SNR degradation due to driver noise.





Figure 10. Buffering Two Single-Ended DC Analog Input Signals







Using Digital Gain Compression for Single Supply Operation

The LTC2500-32 offers a digital gain compression (DGC) feature which defines the full-scale input swing to be between 10% and 90% of the $\pm V_{REF}$ analog input range. This feature allows the SAR ADC driver to be powered off of a single positive supply since each input swings between 0.5V and 4.5V as shown in Figure 12, while maintaining full-scale output codes. Needing only one positive supply to power the SAR ADC driver results in additional power savings for the entire system versus conventional systems that have a negative supply for the ADC driver.




Figure 12. Input Swing of the LTC2500-32 with Gain Compression Enabled

With DGC enabled, the LTC2500-32 can be driven by the low power LTC6362 differential driver which is powered from a single 5V supply. Figure 13a shows how to configure the LTC6362 to accept a $\pm 3.28V$ true bipolar single-ended input signal and level shift the signal to the reduced input

range of the LTC2500-32 when digital gain compression is enabled. When paired with the LTC6655- 4.096 for the reference, the entire signal chain solution can be powered from a single 5V supply, minimizing power consumption and reducing complexity. As shown in the FFT of Figure 13b, the single 5V supply solution can achieve up to 100dB of SNR. To enable DGC, set DGC(C[9]) = 1 in the configuration word. The common-mode output is also subjected to DGC, thereby limiting the input common mode of the input to between 0.5V to 4.5V.

Using Digital Gain Expansion for System Calibration

The LTC2500-32 offers a digital gain expansion (DGE) feature, allowing the differential full-scale input swing to exceed the $\pm V_{REF}$ analog input range by 0.78% before the digital output code saturates. This is useful for system




Figure 13b. 128k Point FFT Plot with $f_{\rm IN}$ = 2kHz for Circuit Shown in Figure 13a




Figure 13a. LTC6362 Configured to Accept a ±3.28V Input Signal While Running from a Single 5V Supply When Digital Gain Compression Is Enabled in the LTC2500-32



DGC	DGE	ANALOG INPUT VOLTAGE (V _{IN} + – V _{IN} -	DOUTA (32-BIT)	DOUTB (24-BIT)
	OFF	≥ V _{REF}	7FFFFFFh	7FFFFh
		≤ −V _{REF}	8000000h	800000h
OFF		\geq 1.0078xV _{REF}	407FFFFFh	407FFFh
UFF	ON	V _{REF}	3FFFFFFh	3FFFFh
		–V _{REF}	C000000h	C00000h
		$\leq 1.0078 \text{xV}_{\text{REF}}$	BF800000h	BF8000h
	OFF	≥ 0.8V _{REF}	7FFFFFFh	7FFFFh
	UFF	$\leq -0.8V_{\text{REF}}$	8000000h	800000h
ON		$\geq 0.80624V_{REF}$	407FFFFFh	407FFFh
UN	ON	0.8V _{REF}	3FFFFFFh	3FFFFh
		-0.8V _{REF}	C000000h	C00000h
		$\leq 0.80624V_{REF}$	BF800000h	BF8000h

Table 1. Ideal Output Code vs Input Signal for Different DGC and DGE Conditions

calibration where a full-scale input voltage may need to be measured, causing the digital output code to saturate. To enable DGE, set DGE(C[8]) = 1 in the configuration word.

Figure 14 shows the ADC transfer function with DGE=0 and DGE=1. The DGE=0 is the nominal transfer function




Figure 14. ADC Transfer Functions with DGE = 0 and DGE = 1

of the ADC, with a $\pm V_{REF}$ full-scale analog input range. A $\pm V_{REF}$ full-scale analog input corresponds to digital output codes $\pm D_{FS}/2$ respectively, with D_{FS} being equal to 2^{32} or 2^{24} depending on whether the output code is read from the filtered output or the no latency output. When DGE=1, the full-scale analog input range increases to $\pm 1.0078 \times V_{REF}$. To accommodate the increased analog input range, the digital output is divided by a factor of 2. Therefore, a $\pm 1.0078 \times V_{REF}$ analog input corresponds to digital output codes of $\pm 1.0078 \times D_{FS}/4$. Table 1 summarizes the input voltages and their corresponding ideal digital output codes for different DGE conditions with DGC turned OFF. Note that the common-mode output does remains unaffected by DGE.

Figure 15 shows a use case of the DGE feature, where an ideal differential amplifier is driving the LTC2500-32. The feedback resistors have a $\pm 0.1\%$ tolerance and the reference driving the REF is a 5V reference with a $\pm 0.025\%$




Figure 15. LTC2500-32 Driven By an Ideal Differential Amplifier with 0.1% Resistors



tolerance. In a practical case where the resistors mismatch and the reference is at the low end of its specified range as shown, applying a 5V system calibration voltage results in an analog input voltage to the ADC is 0.225% greater than 5V, i.e. 5.01125V. With DGE=0, this input voltage would saturate the digital output code of the LTC2500-32. With DGE=1, however, the output code does not saturate and the gain error due to non-idealities can be measured and calibrated.

Using DGC and DGE Simultaneously

The LTC2500-32 allows for simultaneous operation of the DGC and DGE features. With DGC feature turned ON and DGE turned OFF, the input voltage range is limited to $\pm 0.8V_{REF}$. Turning DGE ON, along with DGC, increases this input voltage range by 0.78%, thereby resulting in an input voltage range equal to $\pm 0.8V_{REF}$ x1.0078 (i.e. $\pm 0.80624V_{REF}$). Table 1 also summarizes the input voltages and their corresponding ideal digital output codes for this mode of operation.

ADC REFERENCE

An external reference defines the input range of the LTC2500-32. A low noise, low temperature drift reference is critical to achieving the full data sheet performance of the ADC. Linear Technology offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power and high accuracy, the LTC6655-5 is particularly well suited for use with the LTC2500-32. The LTC6655-5 offers 0.025% (max) initial accuracy and 2ppm/°C (max) temperature coefficient for high precision applications.

When choosing a bypass capacitor for the LTC6655-5, the capacitor's voltage rating, temperature rating, and package size should be carefully considered. Physically larger capacitors with higher voltage and temperature ratings tend

to provide a larger effective capacitance, better filtering the noise of the LTC6655-5, and consequently facilitating a higher SNR. Therefore, we recommend bypassing the LTC6655-5 with a 47μ F ceramic capacitor (X7R, 1210 size, 10V rating) close to the REF pin.

The REF pin of the LTC2500-32 draws charge (Q_{CONV}) from the 47µF bypass capacitor during each conversion cycle. The reference replenishes this charge with an average current, $I_{REF} = Q_{CONV}/t_{CYC}$. The current drawn from the REF pin, I_{REF} , depends on the sampling rate and output code. If the LTC2500-32 continuously samples a signal at a constant rate, the LTC6655-5 will keep the deviation of the reference voltage over the entire code span to less than 0.5ppm.

When idling, the REF pin on the LTC2500-32 draws only a small leakage current (< 1 μ A). In applications where a burst of samples is taken after idling for long periods as shown in Figure 16, I_{REF} quickly goes from approximately 0 μ A to a maximum of 1mA at 1Msps. This step in average current drawn causes a transient response in the reference that must be considered, since any deviation in the reference output voltage will affect the accuracy of the output code. In applications where the transient response of the reference is important, the fast settling LTC6655-5 reference is also recommended.

Reference Noise

The dynamic range of the ADC will increase approximately 6dB for every 4× increase in the down-sampling factor (DF). The SNR should also improve as a function of DF in the same manner. For large input signals near full-scale, however, any reference noise will limit the improvement of the SNR as DF increases, because any noise on the REF pin will modulate around the fundamental frequency of the input signal. Therefore, it is critical to use a low noise reference, especially if the input signal amplitude




Figure 16. MCLK Waveform Showing Burst Sampling



approaches full-scale. For small input signals, the dynamic range will improve as described earlier in this section.

DYNAMIC PERFORMANCE

Fast fourier transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2500-32 provides guaranteed tested limits for both AC distortion and noise measurements.

Dynamic Range

The dynamic range is the ratio of the RMS value of a full scale input to the total RMS noise measured with the inputs shorted to $V_{REF}/2$. The dynamic range of the LTC2500-32's 32-bit ADC core is 104dB. The dynamic range of the filtered output improves by 6dB for every 4× increase in the down-sampling factor.

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the ADC output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 17 shows that the 32-bit ADC core of the LTC2500-32 achieves a typical SINAD of 104dB at a 1MHz sampling rate with a 2kHz input.




Figure 17. 128k Point FFT Plot of the LTC2500-32 with, $f_{IN} = 2kHz$ and $f_{SMPL} = 1MHz$

Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 17 shows that the 32-bit ADC core of the LTC2500-32 achieves an SNR of 104dB when sampling a 2kHz input at a 1MHz sampling rate.

Total Harmonic Distortion (THD)

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ($f_{SMPL}/2$). THD is expressed as:

$$THD = 20\log \frac{\sqrt{V2^2 + V3^2 + V4^2 + ... + VN^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through VN are the amplitudes of the second through Nth harmonics.

POWER CONSIDERATIONS

The LTC2500-32 has two power supply pins: the 2.5V power supply (V_{DD}), and the digital input/output interface power supply (OV_{DD}). The flexible OV_{DD} supply allows the LTC2500-32 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

Power Supply Sequencing

The LTC2500-32 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2500-32 has a power-on-reset (POR) circuit that will reset the LTC2500-32 at initial power-up or whenever the power supply voltage drops below 1V. Once the supply voltage reenters the nominal supply voltage range, the POR will reinitialize the ADC. No conversions should be initiated





until 200µs after a POR event to ensure the reinitialization period has ended. Any conversions initiated before this time will produce invalid results.

TIMING AND CONTROL

MCLK Timing

A rising edge on MCLK will power up the LTC2500-32 and start a conversion. Once a conversion has been started, further transitions on MCLK are ignored until the conversion is complete. For best results, the falling edge of MCLK should occur within 40ns from the start of the conversion, or after the conversion has been completed. For optimum performance, MCLK should be driven by a clean low jitter signal. Converter status is indicated by the BUSY output which remains high while the conversion is in progress. Once the conversion has completed, the LTC2500-32 powers down and begins acquiring the input signal.

Internal Conversion Clock

The LTC2500-32 has internal timing circuity that is trimmed to achieve a maximum conversion time of 660ns. With a maximum sample rate of 1Msps, a minimum acquisition time of 327ns is guaranteed without any external adjustments.

Auto Power Down

The LTC2500-32 automatically powers down after a conversion has been completed and powers up once a new conversion is initiated on the rising edge of MCLK. During power-down, data from the last conversion can be clocked out. To minimize power dissipation during power-down, disable SDOA, SDOB and turn off SCKA, SCKB. The auto power-down feature will reduce the power dissipation of the LTC2500-32 as the sampling rate is reduced. Since power is consumed only during a conversion, the LTC2500-32 remains powered down for a larger fraction of the conversion cycle (t_{CYC}) at lower sample rates, thereby reducing the average power dissipation which scales with the sampling rate as shown Figure 18.




Figure 18. Power Supply Current of the LTC2500-32 vs Sampling Rate

DECIMATION FILTERS

Many ADC applications use digital filtering techniques to reduce noise. An FPGA or DSP is typically needed to implement a digital filter. The LTC2500-32 features a highly configurable integrated decimation filter that provides a variety of filtering functions without any external hardware, thus simplifying the application solution. Figure 19 shows the LTC2500-32 digitally filtered output signal path, wherein the output $D_{ADC}(n)$ of the 32-bit SAR ADC core is passed on to the integrated decimation filter.




Figure 19. LTC2500-32 Digitally Filtered Output Signal Path

Digital Filtering

The input to the LTC2500-32 is sampled at a rate f_{SMPL} , and digital words $D_{ADC}(n)$ are transmitted to the digital filter at that rate. Noise from the 32-bit SAR ADC core is distributed uniformly in frequency from DC to $f_{SMPL}/2$ Figure 20 shows the frequency spectrum of $D_{ADC}(n)$ at the




Figure 20. Frequency Spectrum of SAR ADC Core Output



output of the SAR ADC core. In this example, the bandwidth of interest f_B is a small fraction of $f_{SMPL}/2$.

The digital filter integrated in the LTC2500-32 suppresses out-of-band noise power, thereby lowering overall noise and increasing the dynamic range (DR). The lower the filter bandwidth, the lower the noise, and the higher the DR. Figure 21 shows the corresponding frequency spectrum of D1(n) at the output of the digital filter, where noise beyond the cutoff frequency is suppressed by the digital filter.




Figure 21. Frequency Spectrum of Digital Filter Core Output

Down-Sampling

The output data rate of the digital filter is reduced by a down-sampler without causing spectral interference in the bandwidth of interest.

The down-sampler reduces the data rate by passing every DFth sample to the output, while discarding all other samples. The sampling frequency f_0 at the output of the down sampler is the ratio of f_{SMPL} and DF, i.e., $f_0 = f_{SMPL}/$ DF. DF is adjustable through the digital interface, allowing the filter bandwidth to be tailored to the application.

Aliasing

The maximum bandwidth that a signal being sampled can have and be accurately represented by its samples is the Nyquist bandwidth. The Nyquist bandwidth ranges from DC to half the sampling frequency (a.k.a. the Nyquist frequency). An input signal whose bandwidth exceeds the Nyquist frequency, when sampled, will experience distortion due to an effect called aliasing.

When aliasing, frequency components greater than the Nyquist frequency undergo a frequency shift and appear within the Nyquist bandwidth. Figure 22 illustrates aliasing in the time domain. The solid line shows a sinusoidal input signal of a frequency greater than the Nyquist frequency $(f_0/2)$. The circles show the signal sampled at f_0 . Note that the sampled signal is identical to that of sampling another sinusoidal input signal of a lower frequency shown with the dashed line. To avoid aliasing, it is necessary to band limit an input signal to the Nyquist bandwidth before sampling. A filter that suppresses spectral components outside the Nyquist bandwidth is called an anti-aliasing filter (AAF).




Figure 22. Time Domain View of Aliasing

Anti-Aliasing Filters

Figure 23 shows a typical signal chain including a lowpass AAF and an ADC sampling at a rate of f_0 . The AAF rejects input signal components exceeding $f_0/2$, thus avoiding aliasing. If the bandwidth of interest is close to $f_0/2$, then the AAF must have a very steep roll-off. The complexity of the analog AAF increases with the steepness of the roll-off, and it may be prohibitive if a very steep filter is required.

Alternatively, a simple low order analog filter in combination with a digital filter can be used to create a mixed-mode equivalent AAF with a very steep roll-off. A mixed-mode filter implementation is shown in Figure 24 where an analog filter with a gradual roll-off is followed by the LTC2500-32 sampling at a rate of $f_{SMPL} = DF \cdot f_0$. The LTC2500-32 has an integrated digital filter at the output of the ADC core. The equivalent AAF, $H_{EQ}(f)$, is the product of the frequency responses of the analog filter $H_1(f)$ and digital filter $H_2(f)$, as shown in Figure 25. The digital filter provides a steep roll-off, allowing the analog filter to have a relatively gradual roll-off.

The digital filter in the LTC2500-32 operates at the ADC sampling rate f_{SMPL} and suppresses signals at frequencies exceeding $f_0/2$. The frequency response of the digital filter $H_2(f)$ repeats at multiples of f_{SMPL} , resulting in unwanted passbands at each multiple of f_{SMPL} . The analog filter






Figure 23. ADC Signal Chain with AAF




Figure 24. Mixed Mode Filter Signal Chain




Figure 25. Mixed-Mode Anti-Aliasing Filter (AAF)




Figure 26. Digital Filter Block Diagram

should be designed to provide adequate suppression of the unwanted passbands, such that $H_{EQ}(f)$ has only one passband corresponding to the frequency range of interest. Larger DF settings correspond to less bandwidth of the digital filter, allowing for the analog filter to have a more gradual roll-off. A simple first- or second-order analog filter will provide adequate suppression for most systems.

DIGITAL FILTER TYPES

The LTC2500-32 offers seven digital filter types that are selected and configured through the digital interface with the C[3:0] bits in the configuration word. The filter types are: $sinc^1$, $sinc^2$, $sinc^3$, $sinc^4$, spread-sinc (ssinc), flat passband and averaging as shown in Figure 26. The output of the selected digital filter type is multiplexed into a down-sampler with a programmable down-sampling factor (DF).

DF is set through the digital interface with the C[7:4] bits in the configuration word for all of the filter types except the averaging filter. The averaging filter determines DF by how data is read from the device through the serial interface. The configurability of the digital filter type and down-sampling rates offered in the LTC2500-32 allows the frequency response, filter settling time and output data rate to be tailored to the application.

Frequency Response of the Digital Filters

All of the filter types available on the LTC2500-32 are finite impulse response (FIR) filters with lowpass amplitude response and linear phase responses. The FIR filter coefficients for each filter are available at www.linear.com/ docs/55712. The sections below describe the amplitude response of each filter in more detail.






Figure 27. Magnitude of Frequency Response Overlay of Sinc Type Digital Filters with DF = 4

Sinc Filters

There are five types of sinc filters available on the LTC2500-32: $sinc^{1}$, $sinc^{2}$, $sinc^{3}$, $sinc^{4}$ and spread-sinc (ssinc). Figure 27 shows an overlay of the five sinc filter amplitude responses with DF = 4 at a sampling rate of f_{SMPI} . In this case, f_0 is $f_{SMPI}/4$. Note that nulls occur in the amplitude responses of the sinc¹, sinc², sinc³ and sinc⁴ filters at multiples of f_0 , except at multiples of f_{SAMP} where replicas of the passband reside. There is a large suppression of frequencies at the nulls, making it possible to reject specific frequencies by properly choosing f_{Ω} . The peaks in the amplitude response between nulls are often referred to as side-lobes. The magnitude of the side-lobes decreases with increasing filter order and provides at most 45dB of attenuation with the sinc⁴ filter. This may be an unacceptable level of attenuation if the analog input contains unwanted signals in the side-lobe regions.

The spread-sinc (ssinc) filter is a composite sinc filter with the nulls distributed or spread in such a way as to

minimize the magnitude of the side-lobes to at most 80dB, providing substantially more attenuation of unwanted signals outside of the passband.

Sinc filters are often used in data acquisition applications where DC or low frequency signals are being digitized. Sinc filters are also very often the first stage in multistage digital decimation filters.

Averaging Filter

The frequency response of the averaging filter on the LTC2500-32 is the same as that of a $sinc^{1}$ filter. The DF of the averaging filter ranges from 1 to 16384 and is adjustable on the fly, providing more flexibility than the $sinc^{1}$ filter.

Flat Passband Filter

Figure 28a shows the amplitude response of the flat passband filter with DF = 4 at a sampling rate of f_{SMPL} . As in the previous section, $f_0 = f_{SAMPL}/4$. Note that a replica of the passband occurs at f_{SMPL} and multiples thereof.





Figure 28b shows the amplitude response in the frequency range from DC to f_0 . Labels are shown for four distinct regions: a low ripple passband, a 3dB passband, a transition band and a stopband. The low ripple passband ranges from DC to $f_0/4$ and provides a constant amplitude (±0.001dB) as shown in Figure 28c. The 3dB passband ranges from DC to $f_0/3$ where the amplitude response has dropped by 3dB. The transition band is defined from $f_0/3$ to $f_0/2$ and is where the magnitude of the amplitude response undergoes a sharp decrease. At $f_0/2$, the stopband begins. There is a minimum of 65dB attenuation over the entire stopband region for frequencies in the range of $f_0/2$ to $f_{SMPL} - f_0/2$. The minimum attenuation in the stopband improves to 80dB over the frequency range of $2f_0/3$ to $f_{SMPL} - 2f_0/3$.

The flatness of the flat passband filter lends itself to signal processing applications where large bandwidth signals are digitized.

Settling Time and Group Delay

The length of each digital filter's impulse response determines it's settling time. Linear phase filters exhibit constant delay time versus input frequency (that is, constant group delay). Group delay of the digital filter is defined to be the delay to the center of the impulse response.

The ssinc and flat passband filters unique to the LTC2500-32 are optimized for low latency and provide fast settling. Figure 29 shows the output settling behavior of the sinc type filters after a step change on the analog inputs of the LTC2500-32. Figure 30 shows the output settling behavior of the flat passband filter after a step change on the analog inputs of the LTC2500-32. The X axis in both figures is given in units of output sample number.

Digital Filter Summary

Table 2 summarizes various parameters of each digital filter type across all down-sampling factors. Also included is the RMS noise and dynamic range.




Figure 28a. Magnitude of Frequency Response of Flat Passband Filter with DF = 4






Figure 28b. Highlighted Portion of Frequency Response from Figure 28a




Figure 28c. Low Ripple Passband Portion of Frequency Response from Figure 28b






Figure 29. Overlaid Step Responses of Sinc Type Filters




Figure 30. Step Response of Flat Passband Filter



FILTER TYPE	DOWN-SAMPLING Factor (DF)	OUTPUT DATA RATE f _{SMPL} = 1Msps	-3dB BANDWIDTH f _{SMPL} = 1Msps	FILTER Length	GROUP DELAY	DYNAMIC RANGE (db)	NOISE (µV RMS)
SINC ¹	4	250ksps	113.67kHz	6	3µs	109.1	12.87
	8	125ksps	56.83kHz	10	5µs	112.2	9.09
	16	62.5ksps	28.42kHz	18	9µs	115.5	6.19
	32	31.25ksps	14.21kHz	34	17µs	118.4	4.42
	64	15.6ksps	7.1kHz	66	33µs	121.2	3.21
	128	7.8ksps	3.55kHz	130	65µs	124	2.31
	256	3.9ksps	1.78kHz	258	129µs	127.4	1.56
	512	1.95ksps	888Hz	514	257µs	130.4	1.1
	1024	977sps	444Hz	1026	513µs	133.1	0.81
	2048	488sps	222Hz	2050	1025µs	136	0.58
	4096	244sps	111Hz	4098	2049µs	138.3	0.44
	8192	122sps	55.5Hz	8194	4097µs	141.4	0.31
	16384	61sps	27.75Hz	16386	8195µs	143.3	0.25
SINC ²	4	250ksps	82.02kHz	9	4.5µs	111	10.37
	8	125ksps	41.01kHz	17	8.5µs	114.3	7.14
	16	62.5ksps	20.5kHz	33	16.5µs	117	5.21
	32	31.25ksps	10.25kHz	65	32.5µs	120.2	3.59
	64	15.6ksps	5.13kHz	129	64.5µs	123.3	2.51
	128	7.8ksps	2.56kHz	257	128.5µs	125.9	1.86
	256	3.9ksps	1.28kHz	513	256.5µs	128.9	1.31
	512	1.95ksps	641Hz	1024	512.5µs	131.9	0.94
	1024	977sps	320Hz	2049	1024.5µs	135	0.65
	2048	488sps	160Hz	4097	2048.5µs	137.6	0.48
	4096	244sps	80Hz	8193	4096.5µs	140.1	0.36
	8192	122sps	40Hz	16385	8192.5µs	142.5	0.27
	16384	61sps	20Hz	32769	16384.5µs	144.4	0.21
SINC ³	4	250ksps	67.42kHz	12	6µs	111.6	9.67
	8	125ksps	33.71kHz	24	12µs	114.9	6.59
	16	62.5ksps	16.86kHz	48	24µs	118.1	4.58
	32	31.25ksps	8.43kHz	96	48µs	121.1	3.26
	64	15.6ksps	4.21kHz	192	96µs	124.1	2.3
	128	7.8ksps	2.11kHz	384	192µs	126.7	1.69
	256	3.9ksps	1.05kHz	768	384µs	130.1	1.15
	512	1.95ksps	527Hz	1536	768µs	132.9	0.82
	1024	977sps	263Hz	3072	1536µs	135.6	0.61
	2048	488sps	132Hz	6144	3072µs	138.6	0.43
	4096	244sps	66Hz	12288	6144µs	140.9	0.33
	8192	122sps	33Hz	24576	12288µs	143	0.26
	16384	61sps	16Hz	49152	24576µs	145.2	0.2

Table 2. Digital Filter Parameters for Different Filter Types and Down-Sampling Factors





FILTER TYPE	DOWN-SAMPLING Factor (DF)	OUTPUT DATA RATE f _{SMPL} = 1Msps	-3dB BANDWIDTH f _{SMPL} = 1Msps	FILTER Length	GROUP DELAY	DYNAMIC RANGE (db)	NOISE (µV RMS)
SINC ⁴	4	250ksps	58.58kHz	15	7.5µs	112.7	8.56
	8	125ksps	29.29kHz	31	15.5µs	115.8	5.97
	16	62.5ksps	14.65kHz	63	31.5µs	118.6	4.34
	32	31.25ksps	7.32kHz	127	63.5µs	121.8	2.98
	64	15.6ksps	3.66kHz	255	127.5µs	124.7	2.15
	128	7.8ksps	1.83kHz	511	255.5µs	127.4	1.56
	256	3.9ksps	915Hz	1023	511.5µs	130.3	1.12
	512	1.95ksps	458Hz	2047	1023.5µs	133.6	0.76
	1024	977sps	229Hz	4095	2047.5µs	136	0.58
	2048	488sps	114Hz	8191	4095.5µs	139	0.41
	4096	244sps	57Hz	16383	8191.5µs	141.8	0.3
	8192	122sps	29Hz	32767	16383.5µs	143.3	0.25
	16384	61sps	14Hz	65535	32767.5µs	145.6	0.19
SSINC	4	250ksps	30.88kHz	36	18µs	114.5	6.97
	8	125ksps	15.44kHz	72	36µs	117.7	4.8
	16	62.5ksps	7.72kHz	144	72µs	120.8	3.36
	32	31.25ksps	3.86kHz	288	144µs	123.7	2.39
	64	15.6ksps	1.93kHz	576	288µs	126.8	1.68
	128	7.8ksps	965Hz	1152	576µs	129.7	1.2
	256	3.9ksps	482Hz	2304	1152µs	132.9	0.83
	512	1.95ksps	241Hz	4608	2304µs	135.9	0.59
	1024	977sps	121Hz	9216	4608µs	138	0.46
	2048	488sps	60Hz	18432	9216µs	141.1	0.32
	4096	244sps	30Hz	36864	18432µs	143.6	0.24
	8192	122sps	15Hz	73728	36864µs	146.4	0.18
	16384	61sps	8Hz	147456	73728µs	148.2	0.14
- lat Passband	4	250ksps	85.72kHz	140	70µs	110.7	10.69
	8	125ksps	42.86kHz	280	140µs	114	7.34
	16	62.5ksps	21.43kHz	560	280µs	116.8	5.33
	32	31.25ksps	10.72kHz	1120	560µs	120	3.68
	64	15.6ksps	5.36kHz	2240	1120µs	122.8	2.66
	128	7.8ksps	2.68Hz	4480	2240µs	126.1	1.83
	256	3.9ksps	1.34Hz	8960	4480µs	129	1.31
	512	1.95ksps	670Hz	17920	8960µs	131.4	0.98
	1024	977sps	335Hz	35840	17920µs	134	0.73
	2048	488sps	167Hz	71680	35840µs	136.8	0.53
	4096	244sps	84Hz	143360	71680µs	138.1	0.45
	8192	122sps	42Hz	286720	143360µs	139.8	0.37
	16384	61sps	21Hz	573440	286720µs	140.6	0.34

Table 2. Digital Filter Parameters for Different Filter Types and Down-Sampling Factors



FILTER TYPE	DOWN-SAMPLING Factor (DF)	OUTPUT DATA RATE f _{SMPL} = 1Msps	-3dB BANDWIDTH f _{SMPL} = 1Msps	FILTER Length	GROUP DELAY	DYNAMIC RANGE (dB)	NOISE (µV RMS)
Averaging	1	1000ksps	454.68kHz	1	0.5µs	103.7	24.03
	2	500ksps	227.34kHz	2	1µs	106.4	17.57
	4	250ksps	113.67kHz	4	2µs	109.1	12.87
	8	125ksps	56.83kHz	8	4µs	112.2	9.09
	16	62.5ksps	28.42kHz	16	8µs	115.5	6.19
	32	31.25ksps	14.21kHz	32	16µs	118.4	4.42
	64	15.6ksps	7.1kHz	64	32µs	121.2	3.21
	128	7.8ksps	3.55kHz	128	64µs	124	2.31
	256	3.9ksps	1.78kHz	256	128µs	127.4	1.56
	512	1.95ksps	888Hz	512	256µs	130.4	1.1
	1024	977sps	444Hz	1024	512µs	133.1	0.81
	2048	488sps	222Hz	2048	1024µs	136	0.58
	4096	244sps	111Hz	4096	2048µs	138.3	0.44
	8192	122sps	55.5Hz	8192	4096µs	141.4	0.31
	16384	61sps	27.75Hz	16384	8192µs	143.3	0.25

Table 2. Digital Filter Parameters for Different Filter Types and Down-Sampling Factors

DIGITAL INTERFACE

The LTC2500-32 features two digital serial interfaces. Serial interface A is used to read the filtered output data. Serial interface B is used to read the no latency output data. Both interfaces support a flexible OV_{DD} supply, allowing the LTC2500-32 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

Serial interface A is enabled when RDLA is low and serial interface B is enabled when RDLB is low. Serial data is clocked out on the SDOA pin and serial configuration data is clocked in at the SDI pin when an external clock is applied to the SCKA pin if serial interface A is enabled. Serial data is clocked out on the SDOB pin when an external clock is applied to the SCKB pin if serial interface B is enabled. Output data from serial interface A transitions on rising edges of SCKA and output data from serial interface B transitions on rising edges of SCKB. Serial input data at SDI is latched on rising edges of SCKA.

The configuration of the LTC2500-32 is programmed through serial interface A with a configuration word that is input at SDI. The following sections describe the various ways the LTC2500-32 can be configured and general use of the LTC2500-32.

LTC2500-32 Control Word

The various modes of operation of the LTC2500-32 are programmed by 10 bits of a 12-bit control word, C[11:0]. The control word is shifted in at SDI on the rising edges of SCKA, MSB first. The control word is defined and shown in Figure 31.

C[11] C[10]	C[9]	C[8]	C[7]	C[6]	C[5]	C[4]	C[3]	C[2]	C[1]	C[0]
Х	Х	DGC	DCE	DOWN-SAMPLING FACTOR(DF)			FILTER TYPE				
											250032 F3

Figure 31. Control Word



C[11] and C[10] are used during the programming of the LTC2500-32 and do not control the configuration of the digital filter or ADC. Bits C[3:0] select the filter type. Bits C[7:4] select the down-sampling factor (DF). C[8] enables/disables digital gain expansion (DGE) and C[9] enables/disables digital gain compression (DGC). Table 3 summarizes the configuration options.

Table 3. Configuration Option Summary

BITS	VALUE	SETTING
C[3:0] = FILTER TYPE	0001 0010 0011 0100 0101 0110 0111	SINC ¹ SINC ² SINC ³ SINC ⁴ SSINC FLAT PASSBAND AVERAGING
	OTHER CODES	INVALID CODE
C[7:4] = DF	0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 0THER CODES	4 8 16 32 64 128 256 512 1024 2048 4096 8192 16384 INVALID CODE
C[8] = DGE	0 1	DGE OFF DGE ON
C[9] = DGC	0 1	DGC OFF DGC ON

Programming the Configuration

Atransaction window opens at power-up, at the falling edge of DRL, at the falling edge of a RDLA pulse, or when the filter configuration is reset using a SYNC pulse. A transaction window opening allows the filter configuration of the LTC2500-32 to be programmed. Once the transaction window opens, the state machine controlling the programming of the configuration is in a reset state, waiting for a control word to be shifted in at SDI on the first 12 SCKA clock pulses. The transaction window closes at the start of the next conversion when DRL transitions from low to high as shown in Figure 32, or at the end of the 12th SCKA pulse since the transition window opened. Serial input data at SDI should be avoided when BUSY is high.

Input Control Word

The input control word is used to determine whether or not the configuration is programmed. In many cases, the user will simply need to configure the converter once for their specific application after power-up and then drive the SDI pin to GND. This will force the control word bits to all zeros and the LTC2500-32 will operate with the programmed configuration.

The control word is a 12-bit word as described in the LTC2500-32 control word section. A valid input control word is one where C[11:10] = 10 and the remaining lower







Figure 32. Sequencer Programming Transaction Window












Figure 34. Truncated Programming Transaction Followed by the Successful Programming of One Configuration

10 bits, C[9:0], have been shifted in before the transaction window closes as shown in Figure 33a. When a valid control word is successfully entered on the 12th rising edge of SCKA, the digital filter is reset if the configuration changes and is configured to operate as programmed starting with the next conversion. The configuration of the LTC2500-32 is only programmed by valid input control words and discards control words that are partially written or have C[11:10] ≠ 10. If C[11:10] ≠ 10, the LTC2500-32 closes the input transaction window until the next transaction window as shown in Figure 33b. Figure 34 shows a truncated programming transaction where a partial input control word is discarded and a second complete valid input control word is successfully programmed.





PRESET FILTER MODES

The LTC2500-32 offers a preset mode that allows the user to select one of two preset digital filter configurations using the logic level of the SDI pin. The preset mode is entered by tying the PRE pin to REF, thereby avoiding the need for SPI programming. Once in preset mode, tying the SDI low configures the digital filter to be an averaging filter with DGC and DGE off. Tying SDI high configures the digital filter to be an ssinc filter with a DF = 64 and both DGC and DGE off. Table 4 lists the preset configurations and the function of the SDI pin when PRE pin is tied high or low.

FILTERED OUTPUT DATA

Figure 35 shows a typical operation for reading the filtered output data for all filter modes with the exception of the averaging filter. The filtered output register contains filtered output codes $D_{OUT}(k)$ provided by the decimation filter. $D_{OUT}(k)$ is updated once in every DF number of conversion cycles. A timing signal DRL indicates when $D_{OUT}(k)$ is updated. DRL goes high at the beginning of every DFth conversion, and it goes low when the conversion completes. The 32-bits of $D_{OUT}(k)$ can be read out before the beginning of the next A/D conversion.

Table 4. Filter Configurations for Different PRE Pin and SDI Pin Configurations

PRE PIN	SDI	DIGITAL FILTER CONFIGURATION
0	Used to Configure the Digital Filter	Based on the SDI Configuration
1	1	Averaging Filter, with DGC and DGE Off
1	0	ssinc with DF = 64, with DGC and DGE Off




Figure 35. Typical Filtered Output Data Operation Timing



Distributed Read

LTC2500-32 enables the user to read out the contents of the filtered output register over multiple conversions. Figure 36 shows a case where one bit of $D_{OUT}(k)$ is read for each of 32 consecutive A/D conversions, enabling use of a much slower serial clock (SCKA). Transitions on the digital interface should be avoided during A/D conversion operations (when BUSY is high).

Synchronization

The output of the digital filter $D_1(n)$ is updated every conversion, whereas the down-sampler output $D_{OUT}(k)$ is updated only once every DF number of conversions. Synchronization is the process of selecting when the output $D_{OUT}(k)$ is updated.

This is done by applying a pulse on the SYNC pin of the LTC2500-32. The filtered output register for $D_{OUT}(k)$ is updated at each multiple of DF number of conversions after a SYNC pulse is provided, as shown in Figure 37. A timing signal DRL indicates when $D_{OUT}(k)$ is updated.




Figure 36. Reading Out Filtered Output Data with Distributed Read




Figure 37. Synchronization Using a Single SYNC Pulse



250032f

APPLICATIONS INFORMATION DF+1 DF+2 2DF 2DF+1 2DF+2 3DF 3DF+1 DF CONVERSION NUMBER MCLK SYNCHRONIZATION SYNCHRONIZATION SYNCHRONIZATION WINDOW WINDOW WINDOW DRL SYNC FILTERED OUTPUT D_{OUT}(3) $D_{OUT}(0)$ $D_{OUT}(2)$ $D_{OUT}(1)$ REGISTER 250032 F38 Figure 38. Synchronization Using a Periodic SYNC Pulse 2DF-2 DF-1 DF DF+1 2DF-1 2DF 2DF+1 USER CONVERSION NUMBER USER PROVIDED MCLK SYNCHRONIZATION UNWANTED WINDOW GLITCH CORRUPTED



EXPECTED DRL

EXPECTED DRL

DF NUMBER

OF CONVERSIONS

The SYNC function allows multiple LTC2500 devices, operated from the same master clock using a common SYNC signal, to be synchronized with each other. This allows each LTC2500 device to update its output register at the same time. Note that all devices being synchronized must operate with the same DF.

DF NUMBER

OF CONVERSIONS

MCI K

DRL W/O PERIODIC SYNC

PERIODIC SYNC

DRL WITH PERIODIC SYNC

Periodic Synchronization

SYNC pulses that reinforce an existing synchronization do not interfere with normal operation. Figure 38 shows a case where a SYNC pulse is applied for each DF number of conversions to continually reinforce a synchronization. Figure 38 indicates synchronization windows when a SYNC pulse may be applied to reinforce the synchronized operation.

CORRECTED DRL

250032 E39

Self-Correcting Synchronization

Figure 39 shows a case where an unexpected glitch on MCLK causes an extra A/D conversion to occur. This extra conversion alters the update instants for $D_{OUT}(k)$. The applied periodic SYNC pulse reestablishes the desired synchronization and self corrects within one conversion





cycle. Note that the digital filter is reset when the synchronization is changed (reestablished).

Configuration Word

An 8-bit configuration word, WA[7:0], is appended to the 32-bit output code on SDOA to produce a total output word of 40 bits as shown in Figure 40. The configuration word designates the downsampling factor (DF) and filter type the digital filter is configured to operate with. Clocking out the configuration word is optional. Table 3 lists the configuration summary for different filter types and downsampling factors.

Averaging Filter (SINC¹ Decimation Filter)

The averaging filter in the LTC2500-32 can be used to average blocks of as few as N = 1 or as many as N = 16384 conversion results. The digital averaging filter described in this section is also known as a SINC¹ digital decimation filter. A SINC¹ digital decimation filter is an FIR filter with N equal valued taps.




Figure 41. Block Diagram with Digital Averaging Filter

Block Diagram

Figure 41 illustrates a block diagram of the digital averaging filter, including a conversion result register, the digital signal processing (DSP) block, and a filtered output register.

The conversion result register holds the 32-bit conversion result from the most recent sample taken at the rising edge of MCLK. The DSP block provides an averaging operation, loading average values of conversion results into the filtered output register for the user to read through the serial interface.




Figure 40. Filtered Output Data Formatting



Conventional SAR Operation (N = 1)

The digital filter of the LTC2500-32 may be operated like a conventional no latency SAR as shown in Figure 42. Each conversion result is read out via the serial interface before the next conversion is initiated. Note how the contents of the filtered output register track the contents of the conversion result register and that both registers contain a result corresponding to a single conversion. The digital averaging filter is transparent to the user when the LTC2500-32 is operated in this way. No programming is required. Simply read out each conversion result in each cycle. Ri represents the 32-bit conversion result corresponding to conversion number i. As few as 20 SCKs may be given in each conversion cycle (instead of the 32 shown in Figure 42) to obtain a 20-bit accurate result. When the LTC2500-32 is configured to operate in the averaging filter mode, DRL indicates when the conversion result register Ri is updated, and is identical to BUSY.

Averaging Four Conversion Results

Digital averaging techniques are often employed to reduce the uncertainty of measurements due to noise. Figure 43 shows a case where a filter output result is read out once for every four conversions initiated. As shown, the output result read out from the filtered output register is the average of the four previous conversion results. The digital averaging filter will automatically average conversion results until a filtered output result is read out. When a filtered output result is read out, the digital averaging filter is reset and a new averaging operation starts with the next conversion result.

In this example, filtered output results are read out after conversion numbers 0, 4 and 8. The digital averaging filter is reset after conversion number 0 and starts a new averaging operation beginning with conversion number 1. The filtered output result (R1 + R2 + R3 + R4)/4 is read out after conversion number 4, which resets the digital averaging filter again. Since the digital averaging filter automatically averages conversion results for each new conversion performed, an arbitrary number of conversion results, up to the upper limit of 16384, may be averaged with no programming required.

Averaging Three Conversion Results

The filtered output result, when averaging N conversion results for values of N that are not a power of two, will be scaled by N/M, where M is a weighting factor that is the next power of two greater than N (described later in the weighting factor section). Figure 44 shows an example where only three conversion results are averaged. The filtered output result read out is scaled by N/M = 3/4.





Figure 42. Conventional SAR Operation Timing



42



250032f

Using the Digital Averaging Filter with Reduced Data Rate

The examples given in Figures 42, 43 and 44 illustrate some of the most common ways to use the digital averaging filter in LTC2500-32. Simply read each individual conversion result, or read an average of N conversion results. In each case, the result is read out between two consecutive A/D conversion (DRL) periods, thereby requiring a fast SCKA signal to read out all the 32-bits.

Distributed Read with Averaging Filter

Distributed read allows for the use of a slower SCKA signal, while reading out all the 32-bits. Distributed reads require that multiple conversion results be averaged. If at least 1 but less than 20 SCKA pulses(0 < SCKAs < 20) are given in a conversion cycle between 2 DRL falling edges (see Figure 45), the filtered output register is not updated with the output of the digital averaging filter, preserving its contents. This allows a filtered output result to be read

from the filtered output register over multiple conversion cycles, easing the speed requirements of the serial interface.

A read is initiated by a rising edge of a first SCKA pulse and it must be terminated before a next read can be initiated. The digital averaging filter is reset upon the initiation of a read wherein a new averaging operation begins. Conversions completed after the digital averaging filter is reset will automatically be averaged until a new read is initiated. Thus, the digital averaging filter will calculate averages of conversion results from conversions completed between a time when one read is initiated to when a next read is initiated.

A read is terminated by providing either 0 or greater than 19 SCKA pulses (rising edges) in a conversion cycle between 2 DRL falling edges, allowing the filtered output register to be updated with new averages from the output of the digital averaging filter.




Figure 45. Averaging Four Conversion Results and Reading Out Data with a Distributed Read



Averaging Four Conversions Using a Distributed Read

Figure 45 shows an example where reads are initiated every four conversion cycles, and the filtered output register is read over three conversion cycles. This allows the serial interface to run at 1/3 of the speed that it would otherwise have to run. The first rising SCKA edge initiates a 1st read, and three groups of 12, 12, 8-bits are read out over three conversion cycles. No SCKA pulses are provided between the DRL falling edges of conversion numbers 4 and 5, whereby the read is terminated at the completion of conversion number 5. A second read is initiated after conversion number 5, which results in (R2 + R3 + R4 + R5)/4 being read out from the filtered output register since conversion numbers 2, 3, 4 and 5 completed between the initiation of the two reads shown.

Averaging 33 Conversions Using a Distributed Read

Figure 46 shows an example where a read is initiated every 33 conversion cycles, using a single SCKA pulse per conversion cycle to read the output result from the filtered output register. The first rising SCKA edge initiates a read where a single bit is then read out over the next 31 conversion cycles. No SCKA pulses are provided between the DRL falling edges of conversion numbers 33 and 34, whereby the read is terminated at the completion of conversion number 34. A 2nd read is initiated after conversion number 34, resulting in (R2 + R3 +...+ R25 + R34)/64 being read out from the filtered output register. Since 0 < SCKAs < 20 pulses are given each conversion period during the read, the contents of the filtered output register are not updated, allowing the distributed read to occur without interruption.




Figure 46. Averaging 33 Conversion Results and Reading Out Data with a Distributed Read





Minimum Shift Clock Frequency with Averaging Filter

Requiring at least 1 SCKA pulse per conversion cycle while performing a read sets a lower limit on the SCKA frequency that can be used which is: $f_{SCKA} = f_{SMPL}$, the maximum sampling frequency $f_{SMPL(MAX)} = 1$ Msps.

Weighting Factor

When conversion results are averaged, the resulting output code represents an equally weighted average of the previous N samples if N is a power of 2. If N is not a power of 2, a weighting factor, M, is chosen according to Table 1. Specifically, if Ri represents the 32-bit conversion result of the ith analog sample, then the output code, D, representing N averaged conversion results is defined as:

$$D = \sum_{i=1}^{N} \frac{R_i}{M}$$

Table 5 illustrates weighting factors for any number of averages, N, between 1 and 16384 and the resulting data throughputs. Note that M reaches a maximum value of 16384 when N = 16384. For N > 16384, the digital averaging filter will continue to accumulate conversion results such that N/M > 1. In such a case, if the ADC core produces conversion results that have a non-zero mean, the output result will eventually saturate at positive or negative full-scale.

N	М	OUTPUT DATA RATE (f _{SMPL} = 1Msps)		
1	1	1Msps		
2	2	500ksps		
3 to 4	4	333ksps to 250ksps		
5 to 8	8	200ksps to 125ksps		
9 to 16	16	111ksps to 62.5ksps		
17 to 32	32	58.8ksps to 31.25ksps		
33 to 64	64	30.3ksps to 15.6ksps		
65 to 128	128	15.4ksps to 7.8ksps		
129 to 256	256	7.8ksps to 3.9ksps		
257 to 512	512	3.9ksps to 2ksps		
513 to 1024	1024	2ksps to 1ksps		
1025 to 2048	2048	976sps to 488sps		
2049 to 4096	4096	488sps to 244sps		
4097 to 8192	8192	244sps to 122sps		
8193 to 16384	16384	122sps to 61sps		

Table 5. Weighing Factors and Throughput Rates for Various
Values of N

Count

As with other filter configurations, an 8-bit configuration word, WA[7:0], is appended to the 32-bit output code on SDOA. The digital averaging filter also outputs an additional 14-bit word, CO[13:0], that is appended to the configuration word to produce a total output word of 54 bits, as shown in Figure 47. CO[13:0] is the straight binary representation (MSB first) of the number of samples averaged to produce




Figure 47. Serial Output Code Formatting for Digital Averaging Filter



the output result minus one. For instance, if N samples are averaged to produce the output result, CO[13:0] will equal N - 1. Thus, if N is 1 which is the case with no averaging, CO[13:0] will always be 0. If N is 8192, then CO[13:0] will equal 8191, and so on. If more than 16384 samples are averaged, then CO[13:0] saturates at 16383.

NO LATENCY OUTPUT DATA

Figure 48 shows a typical operation for reading the no latency output data. The no latency I/O register holds a 32-bit composite code R(n) from the most recent conver-

sion result. The first bit represents the overrange bit. The overrange bit is equal to 1 if the differential input to the LTC2500-32 is greater than the digital saturation limit, as described in Table 1. The following 24 bits of R(n) represent the input voltage difference ($IN^+ - IN^-$), MSB first. The last 7 bits represent the common mode input voltage ($IN^+ + IN^-$)/2, MSB first. Table 6 shows the output bit format for the 32-bit no latency output data.

Table 6. Output Bit Format for the 32-Bit No Latency Output Data

DB[31]	DB[30:7]	DB[6:0]
Overrange Detection Bit	24-Bit Differential Output	7-Bit Common Mode Output




Figure 48. Typical Nyquist Output Data Operation Timing



Filtered Output Data, Single Device

Figure 49 shows an LTC2500-32 configured to operate to read out the filtered output. With RDLA grounded, SDOA

is enabled and the MSB (DA31) of the output result is available $t_{DSDOBUSYL}$ after the falling edge of DRL.




Figure 49. Using a Single LTC2500-32 to Read Filtered Output



Filtered Output Data, Multiple Devices

Figure 50 shows two LTC2500-32 devices configured to operate read out the filtered output, while sharing MCLK, SYNC, SCKA and SDOA. By sharing MCLK, SYNC, SCKA and SDOA, the number of required signals to operate multiple ADCs in parallel is reduced. Since SDOA is shared,

the RDLA input of each ADC must be used to allow only one LTC2500-32 to drive SDOA at a time in order to avoid bus conflicts. As shown in Figure 50, the RDLA inputs idle high and are individually brought low to read data out of each device between conversions. When RDLA is brought low, the MSB of the selected device is output on SDOA.




Figure 50. Reading Filtered Output with Multiple LTC2500-32 Devices Sharing MCLK, SCKA and SDOA



250032f

No Latency Output Data, Single Device

Figure 51 shows a single LTC2500-32 configured to read the no latency data out. With RDLB grounded, SDOB is

enabled the overrange bit (OVRNG) of the output result is available $t_{DSDOBUSYL}$ after the falling edge of BUSY.





Figure 51. Using a Simple LTC2500-32 to Read No Latency Output



No Latency Output Data, Multiple Devices

Figure 52 shows multiple LTC2500-32 devices configured to read no latency data out, while sharing MCLK, SCKB and SDOB. By sharing MCLK, SCKB and SDOB, the number of required signals to operate multiple ADCs in parallel is reduced. Since SDOB is shared, the RDLB input of each

ADC must be used to allow only one LTC2500-32 to drive SDOB at a time in order to avoid bus conflicts. As shown in Figure 52, the RDLB inputs idle high and are individually brought low to read data out of each device between conversions. When RDLB is brought low, the overrange bit of the selected device is output on SDOB.







Figure 52. Reading Filtered Output with Multiple LTC2500-32 Devices Sharing MCLK, SCKB and SDOB



Filtered Output Data, No Latency Data, Single Device

Figure 53 shows a single LTC2500-32 device configured to read filtered output data and no latency output data, while sharing SDOA with SDOB and SCLKA with SCKB. Sharing signals reduces the total number of required signals to read both the filtered and no latency data from the ADC. Since SDOA and SDOB are shared, the RDLA and RDLB inputs of the ADC must be used to allow only one output

to drive the shared SDO bus at a time in order to avoid bus conflicts. As shown in Figure 53, the RDLA and RDLB inputs idle high and are individually brought low to read data from each serial output when data is available. When RDLA is brought low, the MSB of the filtered output data from SDOA is output on the shared SDO bus. When RDLB is brought low, the overrange (OVRNG) bit of the no latency data output from SDOB is output on the shared SDO bus.






Figure 53. Reading Filtered Output and No Latency Output by Sharing SCK and SDO



BOARD LAYOUT

To obtain the best performance from the LTC2500-32, a four-layer printed circuit board (PCB) is recommended. Layout for the PCB should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC.

Supply bypass capacitors should be placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. A single solid ground plane is recommended for this purpose. When possible, screen the analog input traces using ground.


Reference Design

For a detailed look at the reference design for this converter, including schematics and PCB layout, please refer to DC2222, the evaluation kit for the LTC2500-32.



PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC2500-32#packaging for the most recent package drawings.



- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED


6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE





TYPICAL APPLICATION



Buffering and Converting a ±10V True Bipolar Input Signal to a Fully Differential ADC Input

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
ADCs		
LTC2380-24	24-Bit, 1.5/2Msps, ±0.5ppm INL Serial, Low Power ADC	2.5V Supply, ±5V Fully Differential Input, 100dB SNR, MSOP-16 and 4mm × 3mm DFN-16 Packages
LTC2368-24	24-Bit, 1Msps, ±0.5ppm INL Serial, Low Power ADC with Unipolar Input Range	2.5V Supply, 0V to 5V Fully Unipolar Input, 98dB SNR, MSOP-16 and 4mm × 3mm DFN-10 Packages
DACs	·	
LTC2757	18-Bit, Single Parallel I _{OUT} SoftSpan™ DAC	±1LSB INL/DNL, Software-Selectable Ranges, 7mm × 7mm LQFP-48 Package
LTC2641	16-Bit/14-Bit/12-Bit Single Serial V _{OUT} DAC	±1LSB INL /DNL, MSOP-8 Package, 0V to 5V Output
LTC2630	12-Bit/10-Bit/8-Bit Single V _{OUT} DACs	SC70 6-Pin Package, Internal Reference, ±1LSB INL (12 Bits)
References		
LTC6655	Precision Low Drift Low Noise Buffered Reference	5V/4.906V/3.3V/3V/2.5V/2.048V/1.25V, 5ppm/°C, 0.25ppm Peak-to-Peak Noise, MSOP-8 Package
LTC6652	Precision Low Drift Low Noise Buffered Reference	5V/4.906V/3.3V/3V/2.5V/2.048V/1.25V, 5ppm/°C, 2.1ppm Peak-to-Peak Noise, MSOP-8 Package
Amplifiers		
LTC2057	Low Noise Zero-Drift Operational Amplifier	4µV Offset Voltage, 0.015µV/°C Offset Voltage Drift
LTC6363	Low Power, Fully Differential Output Amplifier/Driver	Single 2.8V to 11V Supply, 1.9mA Supply Current, MSOP-8 and 2mm × 3mm DFN-8 Packages
LTC2508-32	32-Bit Oversampling ADC with Configurable Digital Filter	3.5ppm INL, Up to 145dB Dynamic Range, 7mm × 4mm DFN-24 Package
LTC2512-24	24-Bit Oversampling ADC with Configurable Flat Passband Digital Filter	3.5ppm INL, Up to 117dB Dynamic Range, 7mm × 4mm DFN-24 Package
LT6203	Dual 100MHz Rail-to-Rail Input/Output Low Noise Power Amplifier	1.9nV $\sqrt{\text{Hz}}$, 3mA Maximum Supply Current 100MHz Gain Bandwidth
LTC2378-20/ LTC2377-20/ LTC2376-20	20-Bit, 1Msps/500ksps/250ksps, ±0.5ppm INL Serial, Low Power ADC	2.5V Supply, ±5V Fully Differential Input, 104dB SNR, MSOP-16 and 4mm × 3mm DFN-16 Packages
LTC6362	Low Power, Fully Differential Input/Output Amplifier/Driver	Single 2.8V to 5.25V Supply, 1mA Supply Current, MSOP-8 and 3mm × 3mm DFN-8 Packages

